Packaged single-ended CMOS low noise amplifier with 2.3 dB noise figure and 64 dBm IIP2

Electronics Letters

Volumn 40, Issue 12, 2004, Pages 712-713

  Li, Z ^a   O, K K ^a  

^a J Crayton Pruitt Family Department of Biomedical Engineering   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

CAPACITANCE; CMOS INTEGRATED CIRCUITS; ELECTRONICS PACKAGING; INDUCTANCE; LOCAL AREA NETWORKS; PRINTED CIRCUIT BOARDS; SPURIOUS SIGNAL NOISE;

LOW NOISE AMPLIFIERS (LNA); PACKAGING BONDWIRE INDUCTANCE; WIRELESS LOCAL AREA NETWORKS (WLAN);

AMPLIFIERS (ELECTRONIC);

EID: 3042613602     PISSN: 00135194     EISSN: None     Source Type: Journal    
DOI: 10.1049/el:20040459     Document Type: Article

References (7)

1. Behzad, A., et al.: 'A 5-GHz direct-conversion CMOS transceiver utilizing automatic frequency control for the IEEE 802. 1 1a Wireless LAN Standard', IEEE J. Solid-State Circuits, 2003, 38, pp. 2209-2220
2. Razavi, B.: 'Design considerations for direct-conversion receivers', IEEE Trans. Circuits Syst. II, 1997, 44, pp. 428-435
3. Chiu, H., and Lu, S.: 'A 2.17 dB NF, 5 GHz band monolithic CMOS LNA with 10 mW DC power consumption'. VLSI Circuits Symp. Dig. Tech. Papers, Honolulu, HI, USA, 2002, pp. 226-229
4. Shaeffer, D.K., and Lee, T.H.: 'A 1.5 V, 1.5 GHz CMOS low noise amplifier'. VLSI Circuits Symp. Dig. Tech. Papers, Honolulu, HI, USA, 1996, pp. 32-33
5. Ho, Y.-C., Biyani, M., Colvin, J., Smithhisler, C., and O, K.K.: '3-V LNA implemented using a 0.8 μm CMOS process with three metal layers for 900 MHz operation', Electron Lett., 1996, 32, (13), pp. 1191-1193
6. Floyd, B.A., Mehta, J., Gamero, C., and O, K.K.: 'A 900-MHz, 0.8-μm CMOS low noise amplifier with 1.2-dB noise figure'. Proc. IEEE Custom Integrated Circuits Conf., San Diego, CA, USA, 1999, pp. 661-664
7. Leroux, P., Janssens, J., and Steyaert, M.: 'A 0.8-dB NF BSD-protected 9-mW CMOS LNA'. IEEE ISSCC Dig. Tech. Papers, San Francisco, CA, USA, February 2001, pp. 410-411