WBTK: A new set of microbenchmarks to explore memory system performance for scientific computing

International Journal of High Performance Computing Applications

Volumn 18, Issue 2 SPEC. ISS., 2004, Pages 211-224

  Jalby, William ^a   Lemuet, Christophe ^a   Le Pasteur, Xavier ^a  

^a UNIVERSITY OF VERSAILLES   (France)

Author keywords

Cache; Compiler optimization; Memory hierarchy; Micro benchmarking; Out of order processing; Performance evaluation; Vector loops

Indexed keywords

BENCHMARKING; CACHE MEMORY; COMPUTATIONAL COMPLEXITY; MICROPROCESSOR CHIPS; OPTIMIZATION; PERFORMANCE; PROGRAM COMPILERS; STORAGE ALLOCATION (COMPUTER);

CACHE CONTROL; MEMORY HIERARCHY; MICROBENCHMARKING; OUT OF ORDER PROCESSING; PERFORMANCE EVALUATION; VECTOR LOOPS;

PARALLEL PROCESSING SYSTEMS;

EID: 2942538624     PISSN: 10943420     EISSN: None     Source Type: Journal    
DOI: 10.1177/1094342004038945     Document Type: Article

References (15)

1. Abandah, G., and Davidson E., 1998. Characterizing distributed shared memory performance: Case study of the Convex SPP1000. IEEE Transactions on Parallel and Distributed Systems 9(2): 206-216.
2. Bailey, D.H., 1995. Unfavorable strides in cache memory systems. Scientific Programming 4:53-58.
3. Behling, S., Bell, R., Farrell, P., Holthoff, H., O'Connel, F., and Weir, W., 2002. The POWER4 processor Introduction and Tuning Guide, IBM Redbook.
4. Compaq, 2000. Alpha 21264 Hardware Reference Manual.
5. Chen, T.F., and Baer, J.L., 1995 Effective hardware-based data prefetching for high-performance processors. IEEE Transactions on Computers 44(5):609-623.
6. Culler, D., Singh, J.P., and Gupta, A., 1998. Parallel Computer Architecture: a Hardware/Software Approach, Morgan Kaufman, San Mateo, CA.
7. Farkas, K., Jouppi, N.P., and Chow, P., 1995. How useful are non-blocking loads, stream buffers and speculative execution in multiple issue processors? In Proceedings of the 1st IEEE Simposium on High Performance Computing Architecture (HPCA 1995), January 22-25 1995. Raleigh, NC. pp 78-89. IEEE Computer Society 1995.
8. Huck, J., Morris, D., Ross, J., Knies, A., Mulder, H., Zahir, R., 2000 Introducing the IA-64 architecture. IEEE Micro 20(5): 12-23.
9. Iyer, R., Amato, N.M., Rauchwerger, L., and Bhuyan, L., 1999. Comparing the memory system performance of the HP V-Class and SGI Origin 2000 multiprocessors using micro-benchmarks and scientific applications. Proceedings of the 1999 International Conference on Supercomputing. June 20-25 1999. Photes, Greece. ACM. pp 339-347 pp 339-347
10. McCalpin, J.D., 1995. Stream benchmark, http://www.cs.virginia.edu/stream/.
11. McVoy, L., and Staelin, C., 1996 Imbench: portable tools for performance analysis. Proceedings of the USENIX Technical Conference. 1996. San Diego. CA. pp 279-294
12. Oed, W., and Lange, O., 1985 On the effective bandwidth of interleaved memories in vector systems. IEEE Transactions on Computers C34(10):949-957.
13. Pai, V.S., and Adve, S.V., 1995 Comparing and combining read miss clustering and software prefetching. UIUC Technical Report.
14. Saavedra R.H., and Smith A.J., 1995. Measuring cache and TLB performance and their effect on benchmark run times. IEEE Transactions on Computers 44(10):1223-1235.
15. Tendler, J.M., Dodson, J.S., Fields, J.S., Le, H., and Sinharoy, B., 2002. Power4 system microarchitecture. IBM Journal of Research and Development 46(1).