General loop fusion technique for nested loops considering timing and code size

CASES 2004: International Conference on Compilers, Architecture, and Synthesis for Embedded Systems

Volumn , Issue , 2004, Pages 190-201

  Liu, Meilin ^a   Zhuge, Qingfeng ^a   Shao, Zili ^a   Sha, Edwin H M ^a  

^a The University of Texas at Dallas   (United States)

Author keywords

Code size; Embedded DSP; Loop Fusion; Retiming; Scheduling

Indexed keywords

ALGORITHMS; CODES (SYMBOLS); GRAPH THEORY; POLYNOMIALS; SCHEDULING;

CODE SIZE; EMBEDDED DSP; LOOP FUSION; RETIMING;

EMBEDDED SYSTEMS;

EID: 29144529825     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1023833.1023860     Document Type: Conference Paper

References (21)

1. R. Allen and K. Kennedy. Optimizing Compilers for Modern Architectures. Morgan Kaufmann Publishers, Inc., 2001.
2. A. Darte. On the complexity of loop fusion. In International Conference on Parallel Architectures and Compilation Techniques, pages 149-157, Oct. 1999.
3. A. Fraboulet, G. Huard, and A. Mignotte. Loop alignment for memory accesses optimization. In 12th International Symposium on System Synthesis, pages 71-77, Nov. 1999.
4. E. Granston, R. Scales, E. Stotzer, A. Ward, and J. Zbiciak. Controlling code size of software-pipelined loops on the TMS320C6000 VLIW DSP architecture. In Proceedings of the 3rd IEEE/ACM Workshop on Media and Streaming Processors, pages 29-38, Dec. 2001.
5. J. Hennessy and D. Patterson. Computer Architecture: A Quantitative Approach. Morgan Kaufmann Publishers, Inc., 2nd edition, 1995.
6. K. Kennedy and K. S. Mckinley. Maximizing loop parallelism and improving data locality via loop fusion and distribution. In Languages and Compilers for Parallel Computing, Lecture Notes in Computer Science, Number 768, Springer-Verlag, Berlin, pages 301-320, 1993.
7. K. Kennedy and K. S. Mckinley. Typed fusion with applications to parallel and sequential code generation. Technical Report CRPC-TR94646, Center for Research on Parallel Computation, Rice University, Jan. 1994.
8. C. E. Leiserson and J. B. Saxe. Retiming synchronous circuitry. Algortithmica, 6(1):5-35, June 1991.
9. N. Manjikian and T. S. Abdelrahman. Fusion of loops for parallelism and locality. IEEE Transactions on Parallel and Distributed System, 8:193-209, Feb. 1997.
10. K. S. McKinley, S. Carr, and C.-W. Tseng. Improving data locality with loop transformations. ACM Transactions on Programming Languages and Systems (TOPLAS), 18(4):424-453, Jul. 1996.
11. N. Megiddo and V. Sarkar. Optimal weighted loop fusion for parallel programs. In Proceedings of the ninth annual ACM Symposium on Parallel Algorithms and Architectures, pages 282-291, 1997.
12. T. W. O'Neil and E. H.-M. Sha. Minimizing inter-iteration dependencies for loop pipelining. In ISCA 13th International Conference on Parallel and Distributed Computing Systems, Las Vegas, Nevada, pages 412-417, Aug. 2000.
13. K. K. Parhi, VLSI Digital Signal Processing Systems: Design and Implementation. John Wiley & Sons, 1999.
14. N. L. Passos and E. H.-M. Sha. Full parallelism of uniform nested loops by multi-dimensional retiming. In Proceedings of the International Conference on Parallel Processing (ICPP), volume 2, pages 130-133, 1994.
15. N. L. Passos and E. H.-M. Sha. Achieving full parallelism using multi-dimensional retiming. IEEE Transactions on Parallel and Distributed System, 7(11):1150-1163, Nov. 1996.
16. Y. Qian, S. Carr, and P. Sweany. Loop fusion for clustered VLIW architecture. In Proceedings of the joint conference on Languages, compilers and tools for embedded systems: software and compilers for embedded systems, pages 112-119, 2002.
17. E. H.-M. Sha, T. W. O'Neil, and N. L. Passos. Efficient polynomial-time nested loop fusion with full parallelism, International Journal of Computers and Their Applications, 10(1):9-24, Mar. 2003.
18. S. K. Singhai and K. S. Mckinley. A parameterized loop fusion algorithm for improving parallelism and cache locality. The Computer Journal, 40(6):340-355, June 1997.
19. S. Verdoolaege, M. Bruynooghe, and F. Catthoor, Multi-dimensional incremental loop fusion for data locality. In Proceedings of the Application-Specific Systems, Architectures, and Processors, pages 14-24, 2003.
20. M. Wolfe. High Performance Compilers for Parallel Computing. Addison-Wesley Publishing Company, Inc., 1996.
21. Q. Zhuge, B. Xiao, and E.-M. Sha. Code size reduction technique and implementation for software-pipelined DSP applications. ACM Transactions on Embedded Computing Systems(TECS), 2(4):590-613, Nov. 2003.