Mapping algorithm for large-scale field programmable analog array

Proceedings of the International Symposium on Physical Design

Volumn , Issue , 2005, Pages 152-158

  Baskaya, Faik ^a   Reddy, Sasank ^a   Lim, Sung Kyu ^a   Hall, Tyson ^a   Anderson, David V ^a  

^a GEORGIA INSTITUTE OF TECHNOLOGY   (United States)

Author keywords

Field Programmable Analog Array; Floating gates; Mapping

Indexed keywords

ALGORITHMS; AUTOMATION; CMOS INTEGRATED CIRCUITS; INTEGRATED CIRCUITS; MAPPING; SWITCHES;

COMPUTATIONAL ANALOG BLOCKS (CAB); FIELD PROGRAMMABLE ANALOG ARRAY; FLOATING GATES;

FIELD PROGRAMMABLE GATE ARRAYS;

EID: 29144484189     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1055137.1055168     Document Type: Conference Paper

References (10)

1. S. Ganesan and R. Vemuri. FAAR: a router for field-programmable analog arrays. In Proc, Intl. Conf. on VLSI Design, pages 556-563, 1999.
2. S. Ganesan and R. Vemuri. Technology mapping and retargeting for field-programmable analog arrays. In Proc. Design, Automation and Test in Europe, 2000.
3. S. Ganesan and R. Vemuri. Behavioral partitioning in the synthesis of mixed analog-digital systems. In Proc. ACM Design Automation Conf., 2001.
4. P. Hasler, C. Diorio, B. A. Minch, and C. A. Mead. Advances in Neural Information Processing Systems 7, chapter Single transistor learning synapses, pages 817-824, MIT Press, Cambridge, MA, 1995.
5. G. Karypis, R. Aggarwal, V. Kumar, and S. Shekhar, Multilevel hypergraph partitioning : Application in VLSI domain. In Proc. ACM Design Automation Conf., pages 526-529, 1997.
6. M. Kucic, P. Hasler, J. Dugger, and D. V. Anderson. Programmable and adaptive analog filters using arrays of floating-gate circuits, In E. Brunvand and C. Myers, editors, 2001 Conference on Advanced Research in VLSI, pages 148-162. IEEE Computer Society, March 2001.
7. M. Kucic, A. Low, P. Hasler, and J. Neff. A programmable continuous-time floating-gate fourier processor. IEEE Transactions on Circuits and Systems II, 48(1), 2001.
8. R. C. Prim. Shortest connection networks and some generalizations. Bell Systems Technical Journal, 36:1389-1401, 1957.
9. H. Wang and S. Vrudhula, Performance driven placememnt and routing for field programmable analog arrays. In Proc. Intl. Conf. on Mixed Design of Integrated Circuits and Systems, pages 207-212, 2001.
10. H. Wang and S. Vrudhula. Behavioral synthesis of field programmable analog array circuits. ACM Trans. on Design Automation of Electronics Systems, pages 563-604, 2002.