Designing adc by means of soft computing

Intelligent Automation and Soft Computing

Volumn 11, Issue 3, 2005, Pages 195-204

  Shabaninia, F ^a   Farjah, E ^a   Samie, M ^a  

^a SHIRAZ UNIVERSITY   (Iran)

Author keywords

Analog to Digital Converter (ADC); Fuzzy; Neural Network; POE Model and Voronoi; Radial Basis Function (RBF); Soft Computing

Indexed keywords

EID: 28644436806     PISSN: 10798587     EISSN: 2326005X     Source Type: Journal    
DOI: 10.1080/10798587.2005.10642904     Document Type: Article

References (15)

1. P. Bonissone, Y.-T. Chen, K. Goebel, and P. S. Khedkar, “Hybrid Soft Computing Systems:Industrial and Commercial Applications”, Proceedings of the IEEE, 87(9), 1642–1667, 1999.
2. T. Furuhashi, “Fusion of Fuzzy/Neuro/Evolutionary Computing for Knowledge Acquisition”, Proceedings of the IEEE, Vol. 89, No 9, 2001.
3. D. W. Tank and J. J. Hopfield, “Optimization Networks:An A/D Converter, Signal decision Circuit, and a linear programming Circuit”, IEEE Transactions on Circuits and Systems, vol. CAS-33, No. 5, pp. 533– 541, 1986.
4. G. Avitabile, M. Forti, S. Manetti, and M. Marini, “On a class of nonsymmetrical neural networks with application to ADC”, IEEE Circuit and Systems, Vol. CAS-38, pp. 202–209, 1991.
5. A. Rantala, S. Franssila, K. Kaski, J. Lampinen, M. Aberg, and P. Kuivalanien, “Improved neuron MOS-Transistor structures for integrated neural network circuits”, IEE Proc. Circuits Devices Syst., Vol. 148, No. 1, 2001.
6. D.-C. Kang, C.-il Kim, H.-K. Park, S.-B. Cho, and J.-H. Lee, “Design of an 8-bit Neuron MOSFET A/D Converter using subranking method”, IEEE 1999.
7. J. O. Tuazon, C. P. Reddy, and B. Orenstein, “Digital Neural Network on a Xlink XC4000” IEEE, 802–806, 1997.
8. M. Sipper, E. Sanchez, D. Mange, M. Tomassini, A. Perez-Uribe, and A. Stauffer, “A Phylogenic, Ontogenetic, and Epigenetic View of Bio-Inspired Hardware System”, IEEE Transaction on Evolutionary Computation, Vol. 1, No. 1, pp. 83–97, 1997.
9. N. K. Bose and A. K. Garga, “Neural Network Design using Voronoi Diagrams”, IEEE Transactions on Neural Networks Vol. 4, No. 5, 1993.
10. B. Orenstein, “A K/N Gate Digital Neural Processor”, MSEE Thesis, California State University, Fullerton, 1995.
11. J. P. Oliveira and N. Oki, “An Analog Implementation of Radial Basis Neural Networks (RBNN) using BiCMOS Technology”, (P270_18Z64C.pdf).
12. J. S. R. Jang, “ANFIS:Adaptive-network-based-fuzzy-inference system”, IEEE Trans. On systems Man, and cybernetics, 23, 665–685, 1993.
13. D. Mang, I. Aleksander, J. Cabestany, W. Gerstner, P. Marchal, E. Sanchez, and A. Perez-Uribe, “Structure Adaptable Digital Neural Network”, Thesis N 2052, Universidad del Valle, Cali, 1999.
14. B. M. Wilamowski, R. C. Jaeger, and M. Okyay Kaynak, “Neuro-Fuzzy Architecture for CMOS Implementation”, IEEE Transaction on Industrial Electronic, Vol. 46, No.6, 1999.
15. H. Shichman and D. A. Hodges, “Modeling and simulation of insulated gate field-effect transistor switching circuits”, IEEE J. Solid-State Circuits, Vol. SC-3, pp. 285–289, 1968.