메뉴 건너뛰기




Volumn , Issue , 2003, Pages 214-221

A low cost FPGA system for high speed face detection and tracking

Author keywords

[No Author keywords available]

Indexed keywords

FIELD PROGRAMMABLE GATE ARRAYS (FPGA); HARDWARE; REAL TIME CONTROL; TRACKING (POSITION); VIDEO CONFERENCING;

EID: 28444444297     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/FPT.2003.1275750     Document Type: Conference Paper
Times cited : (24)

References (11)
  • 2
    • 0032074052 scopus 로고    scopus 로고
    • Error control and concealment for video communications: A review
    • Yang, Y., Zhu, Q., "Error Control and Concealment for Video Communications: A Review", Proceedings of the IEEE, 1998, vol. 86, no. 5, pp. 974-997.
    • (1998) Proceedings of the IEEE , vol.86 , Issue.5 , pp. 974-997
    • Yang, Y.1    Zhu, Q.2
  • 8
    • 0004308492 scopus 로고    scopus 로고
    • Technical Report CRL 2001/01, Cambridge Research Laboratory, Compaq
    • Viola, P., Jones, M. J., "Robust Real-Time Object Detection", Technical Report CRL 2001/01, Cambridge Research Laboratory, Compaq, 2001.
    • (2001) Robust Real-time Object Detection
    • Viola, P.1    Jones, M.J.2


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.