K- and Q-bands CMOS frequency sources with X-band quadrature VCO

IEEE Transactions on Microwave Theory and Techniques

Volumn 53, Issue 9, 2005, Pages 2789-2800

  Ko, Sangsoo ^a,b   Kim, Jeong Geun ^b   Song, Taeksang ^b   Yoon, Euisik ^a,b,c,d   Hong, Songcheol ^a,b  

^a Korea Advanced Institute of Science and Technology ^*

^b Korea Advanced Institute of Science and Technology (KAIST)   (South Korea)

^c IEEE   (South Korea)

^d Transducers Technical Program Committee   (South Korea)

Author keywords

CMOS; Fourth multiplier; Frequency doubler; Pinchoff clipping; Quadrature; Second multiplier; Transformer; Voltage controlled oscillator (VCO)

Indexed keywords

CMOS INTEGRATED CIRCUITS; ELECTRIC TRANSFORMERS; FREQUENCY DOUBLERS; HARMONIC ANALYSIS; SPURIOUS SIGNAL NOISE; TUNING;

FOURTH MULTIPLIER; PINCHOFF CLIPPING; QUADRATURE; SECOND MULTIPLIER;

VARIABLE FREQUENCY OSCILLATORS;

EID: 27744532389     PISSN: 00189480     EISSN: None     Source Type: Journal    
DOI: 10.1109/TMTT.2005.854179     Document Type: Conference Paper

References (22)

1. D. Baek, T. Song, E. Yoon, and S. Hong, "8-GHz CMOS quadrature VCO usingtransformer-based LC tank," IEEE Microw. Wireless Compon. Lett., vol. 13, no. 10, pp. 446-448, Oct. 2003.
2. G. Ritzberger, J. Böck, and A. L. Acholtz, "45 GHz highly integrated phase-locked loop frequency synthesizer in SiGe bipolar technology," in IEEE MTT-S Int. Microwave Symp. Dig., vol. 1, 2002, pp. 831-834.
3. A. Gopinath and J. B. Rankin, "Single-gate MESFET frequency doublers," IEEE Trans. Microw. Theory Tech., vol. MTT-30, no. 6, pp. 869-875, Jun. 1982.
4. D.-W. Kang, D.-H. Baek, S.-H. Jeon, J.-W. Park, and S. Hong, "A miniaturized K-band balanced frequency doubler using InGaP HBT technology," in IEEE MTT-S Int. Microwave Symp. Dig., vol. 1, Jun. 2003, pp. 8-13.
5. T. Song, S. Ko, D.-H. Cho, H.-S. Oh, C. Chung, and E. Yoon, "A 5 GHz transformer-coupled CMOS VCO using bias-level shifting technique," in Proc. IEEE RF Integrated Circuits Symp., Jun. 2004, pp. 127-130.
6. S. A. Maas, "FET frequency multipliers," in Nonlinear Microwave Circuits. Norwood, MA: Artech House, 1988, ch. 10.
7. E. Hegazi, H. Sjöland, and A. A. Abidi, "A filtering technique to lower LC oscillator phase noise," IEEE J. Solid-State Circuits, vol. 36, no. 12, pp. 1921-1930, Dec. 2001.
8. A. Hajimiri and T. H. Lee, "Design issues in CMOS differential LC oscillators ," IEEE J. Solid-State Circuits, vol. 34, no. 5, pp. 717-724, May 1999.
9. I. Bloom and Y. Nemirovsky, "1/f noise reduction of metal-oxide -semiconductor transistors by cycling from inversion to accumulation," Appl. Phys. Lett., vol. 58, no. 15, pp. 1664-1666, Apr. 1991.
10. K. K. Hung, P. K. Ko, C. Hu, and Y. C. Cheng, "A physical-based MOSFET noise model for circuit simulators," IEEE Trans. Electron Devices, vol. 37, no. 5, pp. 1323-1332, May 1990.
11. Y. Cheng and C. Hu, MOSFET Modeling & BSIM3 User's Guide. Norwell, MA: Kluwer, 1999.
12. E. O'Ciardha, S. Lidholm, and B. Lyons, "Generic-device frequency-multiplier analysis - A unified approach," IEEE Trans. Microw. Theory Tech., vol. 48, no. 7, pp. 1134-1141, Jul. 2000.
13. S. Ko, J.-G. Kim, T. Song, E. Yoon, and S. Hong, "20 GHz integrated CMOS frequency sources with a quadrature VCO using transformers," in Proc. IEEE RF Integrated Circuits Symp., Jun. 2004, pp. 269-272.
14. N. Fong, J.-O. Plouchart, N. Zamdmer, D. Liu, L. Wagner, P. Garry, and G. Tarr, "A 40 GHz VCO with 9 to 15% tuning range in 0.13 um SOI CMOS," in IEEE Symp. VLSI Circuits Dig. Tech. Papers, Jun. 2002, pp. 186-189.
15. M. A. Do, R. Zhao, K. S. Yeo, and J.-G. Ma, "Fully integrated 10 GHz CMOS VCO," Electron. Lett., vol. 37, pp. 1021-1023, Aug. 2001.
16. C. R. C. De Ranter and M. S. J. Steyaert, "A 0.25 μm CMOS 17 GHz VCO," in IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, Feb. 2001, pp. 370-371, 466.
17. H. M. Wang, "A 50 GHz VCO in 0.25 μm CMOS," in IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, Feb. 2001, pp. 372-373.
18. A. H. Mostafa and M. N. El-Gamal, "A CMOS VCO architecture suitable for sub-1 volt high-frequency (8.7-10 GHz) RF applications," in Proc. IEEE Int. Symp. Low Power Electronics and Design, Aug. 2001, pp. 247-250.
19. H. M. Wang, "A 9.8 GHz back-gate tuned VCO in 0.35 μm CMOS," in IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, Feb. 1999, pp. 406-407.
20. T. K. K. Tsang and M. N. El-Gamal, "A high figure of merit and area-efficient low-voltage (0.7-1 V) 12 GHz CMOS VCO," in Proc. IEEE RF Integrated Circuits Symp., Jun. 2003, pp. 89-92.
21. M. Tiebout, "Physical scaling of integrated inductor layout and model and its application to WLAN VCO design at 11 GHz and 17 GHz," in Proc. IEEE Int. Symp. on Circuits and Systems, vol. 1, May 2003, pp. I-637-I-640.
22. R.-C. Liu, H.-Y. Chang, C.-H. Wang, and H. Wang, "A 63 GHz VCO using a standard 0.25 μm CMOS process," in IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, Feb. 2004, pp. 446-447.