A data-centric approach to checksum reuse for array-intensive applications

Proceedings of the International Conference on Dependable Systems and Networks

Volumn , Issue , 2005, Pages 316-325

  Chen, G ^a   Kandemir, M ^a   Karakoy, M ^b  

^a The Pennsylvania State University   (United States)

^b IMPERIAL COLLEGE LONDON   (United Kingdom)

Author keywords

[No Author keywords available]

Indexed keywords

CHECKSUM REUSE; DATA-CENTRIC APPROACHES; HARDWARE-BASED PROTECTION; LOGIC STATES;

ERROR CORRECTION; LOGIC CIRCUITS; OPTIMIZATION; PROGRAM COMPILERS; RELIABILITY THEORY; ROBUSTNESS (CONTROL SYSTEMS); SENSITIVITY ANALYSIS; VLSI CIRCUITS;

FAULT TOLERANT COMPUTER SYSTEMS;

EID: 27544475697     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/DSN.2005.5     Document Type: Conference Paper

References (31)

1. A. A. Al-Yamani, N. Oh, and E.J. McCluskey. Performance Evaluation of Checksum-Based ABFT. In Proc. the 16th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems, San Francisco, CA, October, 2001.
2. J. R. Allen and K. Kennedy. Optimizing compilers for modern architectures: a dependence-based approach. Morgan Kaufmann Publishers Inc., San Francisco, CA, 2001.
3. V. Balasubramanian. The analysis and synthesis of efficient algorithm-based error detection schemes for hyper-cube multiprocessors. Ph.D. dissertation, University of Illinois, Urbana-Champaign, February 1991, Technical Report no. CRHC-91-6, UILU-ENG-91-2210.
4. V. Balasubramanian and P. Banerjee. Compiler-assisted synthesis of algorithm-based checking in multiprocessors. IEEE Transactions on Computers, 39(4):436-446, 1990.
5. V. Balasubramanian and P. Banerjee. Tradeoffs in the design of efficient algorithm-based error detection schemes for hypercube multiprocessors. IEEE Transactions on Software Engineering, 16(2):183-196, 1990.
6. P. Banerjee, J. T. Rahmeh, C. Stunkel, V. S. Nair, K. Roy, V. Balasubramanian, and J. A. Abraham. Algorithm-based fault tolerance on a hypercube multiprocessor. IEEE Transactions on Computers, 39(9):1132-1145, 1990.
7. D. C. Burger and T. M. Austin. The SimpleScalar toolset, Version 2.0, Technical Report 1342, Dept. of Computer Science, UW, June, 1997.
8. Y.-H. Choi and M. Malek. A fault-tolerant FFT processor. IEEE Transactions on Computers, 37(5):617-621, May 1988.
9. K. D. Cooper, M. W. Hall, and K. Kennedy. Procedure cloning. In Proc. the IEEE International Conference on Computer Language, April 1992.
10. K. D. Cooper, M. W. Hall, and K. Kennedy. A methodology for procedure cloning. Computer Languages, 1993.
11. M. W. Hall, B. R. Murphy, S. P. Amarasinghe, S.-W. Liao, and M. S. Lam. Interprocedural analysis for parallelization. In Proc. the 8th International Workshop on Languages and Compilers for Parallel Computing, 1995.
12. K.-H.Huang. Fault-tolerant algorithms for multiple processor systems. Ph.D. dissertation, University of Illinois, Urbana-Champaign, November 1983, Technical Report CSG-20.
13. K.-H. Huang and J. A. Abraham. Algorithm-based fault tolerance for matrix operations. IEEE Transactions on Computers, vol. C-33, pp. 518-528, June 1984.
14. F. Irigoin, P. Jouvelot, and R. Triolet. Semantical interprocedural parallelization: an overview of the PIPS project. In Proc. the 5th International Conference on Supercomputing, Cologne, West Germany, June 1991.
15. J.-Y. Jou and J. A. Abraham. Fault-tolerant matrix operations on multiple processor systems using weighted check-sums. SPIE Proceedings, vol. 495, August 1984.
16. J.-Y. Jou and J. A. Abraham. Fault-tolerant FFT networks. IEEE Transactions on Computers, 37(5):548-561, 1988.
17. W. Kelly, V. Maslov, W. Pugh, E. Rosser, T. Shpeisman, and David Wonnacott. The Omega Library interface guide. Technical Report CS-TR-3445, Computer Science Department, University of Maryland, March 1995.
18. B. M. McMillin and L. M. Ni. Reliable distributed sorting through the application-oriented fault tolerance paradigm. IEEE Transactions on Parallel and Distributed Systems, 3(4):411-420, 1992.
19. G. L. Nemhauser and L. A. Wolsey. Integer and Combinatorial Optimization. Wiley, New York, 1988.
20. B. Nicolescu and Raoul Velazco. Detecting soft errors by a purely software approach: method, tools and experimental results. In Proc. Design, Automation and Test in Europe Conference and Exhibition, March 2003.
21. R. Phelan. Addressing soft errors in ARM core based SOCs. White Paper, December 2003, ARM Limited.
22. A. L. N. Reddy and P. Banerjee. Algorithm-based fault detection for signal processing applications. IEEE Transactions on Computers, 39(10):1304-1308, October 1990.
23. S. S. Muchnick. Advanced compiler design and implementation. Morgan Kaufmann Publishers, 1997.
24. S. K. Reinhardt and S. S. Mukherjee. Transient fault detection via simultaneous multithreading. In Proc. 27th International Symposium on Computer Architecture, June 2000.
25. A. Roy-Chowdhury. Manual and compiler assisted methods for generating error detecting parallel programs. Ph.D thesis, Department of Electrical and Computer Engineering, University of Illinois at Urbana-Champaign, 1996.
26. A. Roy-Chowdhury and P. Banerjee. A fault-tolerant parallel algorithm for iterative solution of the Laplace equation. In Proc. International Conference on Parallel Processing, 1993.
27. A. Roy-Chowdhury, N. Bellas, and P. Banerjee. Algorithm-based error detection schemes for iterative solution of partial differential equations. IEEE Transactions on Computers, 45(4):394-407, 1996.
28. SPEC CPU2000 Benchmarks, http://www.specbench.org.
29. G.R. Srinivasan. Modeling the cosmic-ray-induced soft-error rate in integrated circuits: an overview. IBM Journal of Research and Development, 40(1):77-89, January 1996.
30. R. Wilson et al. SUIF: an infrastructure for research on parallelizing and optimizing compilers. SIGPLAN Notices, 29(12):31-37, 1994.
31. W. Zhang, G. Chen, M. Kandemir, and M. Karakoy. Interprocedural optimizations for improving data cache performance of array-intensive embedded applications. In Proc. 40th Design Automation Conference, Anaheim. CA. June 2003.