Load unbalance in k-ary n-Cube networks

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

Volumn 3149, Issue , 2004, Pages 900-907

  Miguel Alonso, J ^a   Gregorio, J A ^b   Puente, V ^b   Vallejo, F ^b   Beivide, R ^b  

^a UNIVERSITY OF THE BASQUE COUNTRY UPV EHU   (Spain)

^b UNIVERSITY OF CANTABRIA   (Spain)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTERS;

BI-DIRECTIONAL LINKS; HEAD OF LINES; INJECTION QUEUES; K-ARY N-CUBES; NETWORK DELAYS; NETWORK THROUGHPUT; PACKET INJECTION; TWO DIRECTIONS;

ARTIFICIAL INTELLIGENCE;

EID: 27144557613     PISSN: 03029743     EISSN: 16113349     Source Type: Book Series    
DOI: 10.1007/978-3-540-27866-5_119     Document Type: Article

References (8)

1. NR Adiga, GS Almasi, Y Aridor, M Bae, Rajkishore Bank, et al., "An Overview of the BlueGene/L Supercomputer", Proc. of SuperComputing 2002, Baltimore, Nov. 16-22, 2002
2. W. J. Dally and C. L. Seitz, "Deadlock-free message routing in multiprocessor interconnection networks", IEEE Transactions on Computers, vol. 36, no.5, pp. 547-553, May 1987
3. J. Duato. "A Necessary and Sufficient Condition for Deadlock-Free Routing in Cut-Through and Store-and-Forward Networks". IEEE Trans, on Parallel and Distributed Systems, vol. 7, no. 8, pp. 841-854, 1996
4. J. Duato, S. Yalamanchili, and L. Ni, Interconnection networks. "An engineering approach", IEEE Computer Society, 2003
5. G. L. Frazier and Y. Tamir, "Dynamically-Allocated Multi-Queue Buffers for VLSI Communication Switches". IEEE Trans, on Computers, vol. 41, no.6, pp. 725-737, June 1992
6. V.S.Pai, P. Ranganathan, and S.V.Adve, "RSIM: An Execution-Driven Simulator for ILP-Based Shared-Memory Multiprocessors and Uniprocessors". IEEE TCCA New., Oct. 1997
7. V. Puente, C. Izu, R. Beivide, J.A. Gregorio, F. Vallejo and J.M. Prellezo, 'The Adaptive Bubble Router", J. of Parallel and Distributed Computing. Vol 61, no. 9, September 2001
8. V. Puente, J.A. Gregorio, R. Beivide, "SICOSYS: An Integrated Framework for studying Interconnection Network in Multiprocessor Systems", Euromicro Workshop on Parallel and Distributed Processing, 2002