FPGA logic synthesis using quantified boolean satisfiability

Lecture Notes in Computer Science

Volumn 3569, Issue , 2005, Pages 444-450

  Ling, Andrew ^a   Singh, Deshanand P ^b   Brown, Stephen D ^b  

^a UNIVERSITY OF TORONTO   (Canada)

^b ALTERA CORPORATION   (Canada)

Author keywords

[No Author keywords available]

Indexed keywords

BOOLEAN ALGEBRA; FIELD PROGRAMMABLE GATE ARRAYS;

FIELD PROGRAMMABLE GATE ARRAY (FPGA) LOGIC SYNTHESIS; LOGIC FUNCTION; PROGRAMMABLE CIRCUITS;

PROBLEM SOLVING;

EID: 26444482893     PISSN: 03029743     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1007/11499107_37     Document Type: Conference Paper

References (11)

1. Altera. Component selector guide ver 14.0, 2004.
2. R. K. Brayton and G. D. H. et al. VIS: a system for verification and synthesis. In Proceedings of the Eighth International Conference on Computer Aided Verification CAV, pages 428-432, 1996.
3. D. Chai, J. Jiang, Y. Jiang, Y. Li, A. Mishchenko, and R. Brayton. MVSIS 2.0 Programmer's Manual, UC Berkeley. Technical report, Electrical Engineering and Computer Sciences, University of California, Berkeley, 2003.
4. J. Cong, J. Peck, and Y. Ding. RASP: A general logic synthesis system for SRAM-based FPGAs. In FPGA, pages 137-143, 1996.
5. F. Corno, M. Reorda, and G. Squillero. RT-level ITC 99 benchmarks and first ATPG results, 2000.
6. T. Larrabee. Test Pattern Generation Using Boolean Satisfiablity. IEEE Transactions on Computer-Aided Design, 11(1):6-22, 1992.
7. A. Ling. Field-Programmable Gate Array Logic Synthesis using Boolean Satisfiability. Master's thesis, University of Toronto, Toronto, ON, Canada, 2005.
8. V. Manohararajah. Area Optimizations in FPGA Architecture and CAD. PhD thesis, University of Toronto, Toronto, ON, Canada, 2005.
9. M. W. Moskewicz, C. F. Madigan, Y. Zhao, L. Zhang, and S. Malik. Chaff: Engineering an Efficient SAT Solver. In Proceedings of the 38th Design Automation Conference (DAC'01), 2001.
10. E. M. Sentovich, K. J. Singh, C. M. L. Lavagno, R. Murgai, A. Saldanha, H. Savoj, P. R. Stephan, R. K. Brayton, and A. Sangiovanni-Vincentelli. SIS: A system for sequential circuit synthesis. Technical report, Electrical Engineering and Computer Sciences, University of California, Berkeley, 1992.
11. S. Yang. Logic synthesis and optimization benchmarks user guide version, 1991.