To a performance evaluation of parallel algorithms in now

Komunikacie

Volumn 5, Issue 4, 2003, Pages 83-88

  Hanuliak, Juraj ^a  

^a UNIVERSITY OF ILINA   (Slovakia)

Author keywords

[No Author keywords available]

Indexed keywords

HIGH PERFORMANCE COMPUTING (HPC); PARALLEL ACTIVITY; PERFORMANCE EVALUATION; RUN-TIME ENVIRONMENTS;

ABSTRACTING; COMPUTATIONAL METHODS; COMPUTER WORKSTATIONS; FAST FOURIER TRANSFORMS; INTERFACES (COMPUTER); PARALLEL ALGORITHMS; PERSONAL COMPUTERS;

PARALLEL PROCESSING SYSTEMS;

EID: 2542466131     PISSN: 13354205     EISSN: None     Source Type: Journal    
DOI: None     Document Type: Article

References (19)

1. ANDREWS, G. R., Foundations of Multithreaded, Parallel, and Distributed Programming, Addison Wesley Longman, Inc., 664 pp., 2000, USA
2. BANKS, J., DAI, J. G.: Simulation studies of multiclass queueing networks, IEEE Transactions, Volume 29, 1997, pp. 213-219
3. BASOGLU, CH., LEE, W., KIM, Y.: An efficient FFT algorithm for Super-scalar and VLIW Processor Architectures, Real Time Imaging 3, pp. 441-453, 1997, USA
4. FODOR, G., BLAABJERG, S., ANDERSEN, A.: Modelling and simulation of mixed queueing and loss systems, Wireless Personal Communication, N. 8, 1998, pp. 253-276
5. GREENBERG, D. S., PARK, J. K., SCHVABE, E. J.: The cost of complex communication on simple networks, Journal of Parallel and Distributed Computing 35, pp. 133-141, 1996
6. HANULIAK, I.: Parallel architectures - multiprocessors, computer networks (in Slovak), 187 pages, July 1997, Book centre, Žilina, Slovakia
7. HANULIAK, I.: Parallel computers and algorithms (in Slovak), Košice, Slovakia, ELFA Press 1999, 327 pp.
8. HANULIAK, J.: To a complexity of parallel algorithms, In Proceedings: TRANSCOM 2001 (4-th European Conference in Transport and Telecommunications), 25-27 June 2001, pp. 51-54, Žilina, Slovakia
9. HANULIAK, I.: On the analysis and modelling of computer communication systems, Kybernetes, The International Journal of Systems & Cybernetics, West Yorkshire, United Kingdom, Vol. 31, No. 5, pp., 715-730, 2002
10. HANULIAK, I.: Buffer management control in data transport network node, The International Journal of Systems Architecture, Volume 47, Elsevier Science, Netherlands, pp. 529-541, 2001
11. th Scientific conference, November 9-10, pp. 170-175, 2001, TÂRGU - JIU, Romania
12. HARRISON, P. G., PATEL N.: Performance modelling of communication networks and computer architectures, Addison - Wesley Publishers 1993, 480 pp.
13. HSU, W. T., PEN-CHUNG, Y: Performance Evaluation of Wire-Limited Hierarchical Networks, Parallel and Distributed Computing 41, 1997, pp. 156-172
14. HESHAM, E. L., REWINI, TED. G. LEWIS: Distributed and parallel computing, 467 pp., Manning Publications Co., 1997, USA
15. HWANG, K. X., SCALABLE, Z.: Parallel Computing:Technology, Architecture, Programming, Me Graw-Hill Companies, 802 pp., 1998, USA
16. KUMAR, V., GRAMA, A., GUPTA, A., KARYPIS. G.: Introduction to Parallel Computing (Second Edition), Addison Wesley, 856 pp., 2001
17. MARINESCU, D. C., RICE, J. R.: On the scalability of asynchronous parallel computations, Parallel and Distributed Computing 31, pp. 88-97, 1995
18. NANCY, A. L.: Distributed Algorithms, 872 pp., 1996, Morgan Kaufmann Publishers, Inc., USA
19. WILLIAMS, R.: Computer Systems Architecture - A networking approach, Addison Wesley, 660 pp., 2001, England.