Performance Evaluation of Wire-Limited Hierarchical Networks

Journal of Parallel and Distributed Computing

Volumn 41, Issue 2, 1997, Pages 156-172

  Hsu, William Tsun Yuk ^a   Yew, Pen Chung ^b  

^a SAN FRANCISCO STATE UNIVERSITY   (United States)

^b University of Minnesota   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

EID: 0004182542     PISSN: 07437315     EISSN: None     Source Type: Journal    
DOI: 10.1006/jpdc.1996.1296     Document Type: Article

References (30)

1. M. Aboelaze, April 1992, Multi-level hypercube network, 1991 Int. Parallel Processing Symp, 475, 480, Anaheim, CA.
2. Abraham S., Padmanabhan K. Performance of the direct binaryn. IEEE Trans. Comput. 38:July 1989;1000-1011.
3. S. Abraham, K. Padmanabhan, Aug. 1990, Constraint-based evaluation of multicomputer networks, 1990 Int. Conf. on Parallel Processing, I, 521, 525.
4. Agarwal A. Limits on interconnection network performance. IEEE Trans. Parallel Distrib. Systems. 2:Oct. 1991;398-412.
5. A. Asthana, H. Jagadish, B. Mathews, Aug. 1989, Impact of advanced VLSI packaging on the design of a large parallel computer, 1989 Int. Conf. on Parallel Processing, I, 323, 327.
6. D. Carlson, 1985, The mesh with a global mesh: A flexible, high-speed organization for parallel computation, 1st Int. Conf. on Supercomputer Systems, 618, 627, IEEE Comp. Soc. Press.
7. S. Chowdhury, M. Holliday, Aug. 1991, Stability and performance of alternative two-level interconnection networks, 1991 Int. Conf. on Parallel Processing, I, 720, 721.
8. Dandamudi S., Eager D. Hierarchical interconnection networks for multicomputer systems. IEEE Trans. Comput. C39:June 1990;786-797.
9. Dally W. Performance analysis ofkn. IEEE Trans. Comput. C:June 1990;775-785.
10. R. Eigenmann, J. Hoeflinger, G. Jaxon, Z. Li, D. Padua, Restructuring Fortran programs for Cedar, 1991 Int. Conf. on Parallel Processing, I, 57, 66.
11. K. Gallivan, W. Jalby, A. Malony, H. Wijshoff, June 1989, Performance prediction of loop constructs on multiprocessor hierarchical-memory systems, 1989 Int. Conf. on Supercomputing, 433, 442, Crete, Greece.
12. J. P. Hayes, T. N. Mudge, Q. F. Stout, Aug. 1986, Architecture of a hypercube supercomputer, 1986 Int. Conf. on Parallel Processing, 653, 660.
13. Hsu W. Multiprocessor Communications: Design and Technology. CSRD Report. 1252:Aug. 1992.
14. W. Hsu, P. Yew, Aug. 1991, The performance of hierarchical systems with wiring constraints, 1991 Int. Conf. on Parallel Processing, I, 9, 16.
15. W. Hsu, P. Yew, Mar. 1992, The impact of wiring constraints on hierarchical network performance, 1992 Int. Parallel Processing Symp, 580, 588.
16. W. Hsu, P. Yew, Aug. 1996, Let us build system-friendly networks - Build them hierarchically, 1996 Int. Conf. on Parallel Processing Workshop on Challenges for Parallel Processing, 64, 73.
17. W. Hsu, P. Yew, C. Zhu, Aug. 1987, An enhancement scheme for hypercube interconnection networks, 1987 Int. Conf. on Parallel Processing, 820, 823.
18. D. Kuck, et al. May 1993, The cedar system and an initial performance study, 1993 Int. Symp. on Computer Architecture, 213, 223.
19. Lawrie D. Access and alignment of data in an array processor. IEEE Trans. Comput. Dec. 1975;1145-1155.
20. Lenoski D., Laudon J., Gharachorloo K., Weber W., Gupta A., Hennessy J., Horowitz M., Lam M. The Stanford Dash multiprocessor. IEEE Comput. 25:Mar. 1992;63-79.
21. Q. Malluhi, M. Bayoumi, Mar. 1992, Properties and performance of the hierarchical hypercube, 1992 Int. Parallel Processing Symp, 47, 50.
22. J. D. Martens, D. N. Jayasimha, Aug. 1993, Compiling for hierarchical shared memory multiprocessors, 1993 Int. Conf. on Parallel Processing, II, 107, 110.
23. T. Nakata, N. Tanabe, N. Kajihara, S. Matsushita, H. Onozuka, Y. Asano, N. Koike, Apr. 1991, Cenju: A multiprocessor system with a distributed shared memory scheme for modular circuit simulation, Int. Symp. on Shared Memory Multiprocessing, 82, 90, Tokyo, Japan.
24. K. Padmanabhan, Dec. 1991, On the trade-off between node degree and communication channel width in shuffle-exchange networks, 3rd IEEE Symposium on Parallel and Distributed Processing, 120, 127, Dallas, TX.
25. Preparata F., Vuillemin J. The cube-connected cycles: A versatile communication network for parallel computation. Comm. ACM. 24:1981;300-309.
26. U. Ramachandran, G. Shah, S. Ravikumar, J. Muthukumarasamy, Aug. 1993, Scalability study of the KSR-1, 1993 Int. Conf. on Parallel Processing, I.
27. Reed D., Liu M. Multicomputer Networks: Message-Based Parallel Processing. 1987;MIT Press, Cambridge.
28. Wu S., Liu M. A cluster structure as an interconnection network for large multiprocessor systems. IEEE Trans. Comput. C30:Apr. 1981;254-264.
29. Yang Q., Bhuyan L. Performance of multiple-bus interconnections in multiprocessors. J. Parallel Distrib. Comput. Mar. 1990;267-273.
30. Yew P., Padua D., Lawrie D. Stochastic properties of a multiple-layer single-stage shuffle-exchange network in a message switching environment. J. Digital Systems. 6:Winter 1982;387-410.