A 0.8-V accurately tuned linear continuous-time filter

IEEE Journal of Solid-State Circuits

Volumn 40, Issue 9, 2005, Pages 1972-1977

  Vemulapalli, Gowtham ^a   Hanumolu, Pavan Kumar ^b   Kook, Youn Jae ^b   Moon, Un Ku ^b  

^a TEXAS INSTRUMENTS   (United States)

^b Oregon State University   (United States)

Author keywords

Continuous time filter; Linear; Low voltage; Master slave tuning; Power up mismatch calibration; R MOSFET C

Indexed keywords

CALIBRATION; CMOS INTEGRATED CIRCUITS; ELECTRIC POTENTIAL; HARMONIC DISTORTION; SIGNAL PROCESSING;

CONTINUOUS TIME-FILTER; LINEAR; LOW-VOLTAGE; MASTER-SLAVE TUNING; POWER-UP MISMATCH CALIBRATION; R-MOSFET-C;

WAVE FILTERS;

EID: 25144479313     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/JSSC.2005.848170     Document Type: Conference Paper

References (13)

1. D. Allstot, R. Brodersen, and P. Gray, "MOS switched capacitor ladder filters," IEEE J. Solid-State Circuits, vol. SSC-13, no. 6, pp. 806-814, Dec. 1978.
2. M. Keskin, U. Moon, and G. Temes, "A 1-V 10-MHz clock-rate 13-bit CMOS Δ∑ modulator using unity-gain-reset opamps," IEEE J. Solid-State Circuits, vol. 37, no. 7, pp. 817-824, Jul. 2002.
3. Y. Tsividis and J. O. Voorman, Integrated Continuous-Time Filters. New York: IEEE Press, 1993.
4. T. Viswanathan, S. Murtuza, V. Syed, J. Berry, and M. Staszel, "Switched-capacitor frequency control loop," IEEE J. Solid-State Circuits, vol. SC-17, no. 4, pp. 775-778, Aug. 1982.
5. Y. Tsividis, M. Banu, and J. Khoury, "Continuous-time MOSFET-C filters in VLSI," IEEE J. Solid-State Circuits, vol. SC-21, no. 1, pp. 15-29, Feb. 1986.
6. M. Banu and Y. Tsividis, "Fully integrated active RC filters in MOS technology," IEEE J. Solid-State Circuits, vol. SC-18, no. 6, pp. 644-651, Dec. 1983.
7. U. Moon and B. Song, "Design of a low-distortion 22-kHz 5th-order Bessel filter," IEEE J. Solid-State Circuits, vol. 28, no. 12, pp. 1254-1264, Dec. 1993.
8. H. Khorramabadi and P. R. Gray, "High-frequency CMOS linear continuous-time filters," IEEE J. Solid-State Circuits, vol. SC-19, no. 6, pp. 939-948, Dec. 1984.
9. V. Gopinathan, Y. Tsividis, K. Tan, and R. Hester, "Design consideration for high frequency continuous-time filter and implementation of an antialiasing filter for digital video," IEEE J. Solid-State Circuits, vol. 25, no. 12, pp. 1368-1378, Dec. 1990.
10. J. Khoury, "Design of a 15-MHz CMOS continuous-time filter with on-chip tuning," IEEE J. Solid-State Circuits, vol. 26, no. 12, pp. 1988-1997, Dec. 1991.
11. A. Abo and P. Gray, "A 1.5-V, 10-bit, 14.3-MS/s CMOS pipeline analog-to-digital converter," IEEE J. Solid-State Circuits, vol. 34, no. 5, pp. 599-606, May 1999.
12. B. Razavi and B. Wooley, "Design techniques for high-speed, high-resolution comparators," IEEE J. Solid-State Circuits, vol. 27, no. 12, pp. 1916-1926, Dec. 1992.
13. D. Johns and K. Martin, Analog Integrated Circuit Design. New York: Wiley, 1999.