Generation of distributed loop control

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

Volumn 2268, Issue , 2002, Pages 154-170

  Bednara, Marcus ^a   Hannig, Frank ^a   Teich, Jürgen ^a  

^a UNIVERSITY OF PADERBORN   (Germany)

Author keywords

[No Author keywords available]

Indexed keywords

FIELD PROGRAMMABLE GATE ARRAYS (FPGA);

COMPUTATION SPACE; CONTROL MECHANISM; CONTROL STRUCTURE; LOCAL PROPAGATION; MULTI DIMENSIONAL; PROCESSING ELEMENTS; PROCESSOR ELEMENT; SPACE-TIME BEHAVIOR;

EMBEDDED SYSTEMS;

EID: 24644443395     PISSN: 03029743     EISSN: 16113349     Source Type: Journal    
DOI: 10.1007/3-540-45874-3_9     Document Type: Article

References (21)

1. Atmel Inc. AT6000 FPGA Configuration Guide.
2. Marcus Bednara and Jürgen Teich. Synthesis of FPGA Implementations from Loop Algorithms. In Proc. of the First International Conference on Engineering of Reconfigurable Systems and Algorithms (ERSA01), pages 1-7, Las Vegas, Nevada, June 2001.
3. Philippe Clauss and Vincent Loechner. Parametric Analysis of Polyhedral Iteration Spaces. Journal of VLSI Signal Processing, 19(2):179-194, July 1998.
4. Alain Darte, Leonid Khachiyan, and Yves Robert. Linear Scheduling is Nearly Optimal. Parallel Processing Letters, 1(2):73-81, 1991.
5. Eugéne Ehrhart. Polynômes arithmètiques et Méthode des Polyèdres en Combinatoire, volume 35 of International Series of Numerical Mathematics. Birkhäuser Verlag, Basel, 1. edition, 1977.
6. Frank Hannig and Jürgen Teich. Design Space Exploration for Massively Parallel Processor Arrays. In Victor Malyshkin, editor, Parallel Computing Technologies, 6th International Conference, PaCT 2001, Proceedings, volume 2127 of Lecture Notes in Computer Science (LNCS), pages 51-65, Novosibirsk, Russia, September 2001. Springer.
7. Richard M. Karp, Raymond E. Miller, and Shmuel Winograd. The Organization of Computations for Uniform Recurrence Equations. Journal of the Association for Computing Machinery, 14(3):563-590, 1967.
8. Robert H. Kuhn. Transforming Algorithms for Single-Stage and VLSI Architectures. In Workshop on Interconnection Networks for Parallel and Distributed Processing, pages 11-19, West Layfaette, Indiana, April 1980.
9. Sun Yuan Kung. VLSI Array Processors. Prentice Hall, Englewood Cliffs, New Jersey, 1987.
10. Christian Lengauer. Loop Parallelization in the Polytope Model. In Eike Best, editor, CONCUR’93, Lecture Notes in Computer Science 715, pages 398-416. Springer-Verlag, 1993.
11. Dan I. Moldovan. On the Design of Algorithms for VLSI Systolic Arrays. In Proceedings of the IEEE, volume 71, pages 113-120, January 1983.
12. Alexander Schrijver. Theory of Linear and Integer Programming. Whily-Interscience series in discrete mathematics. John Wiley and Sons, Chichester, New York, 1986.
13. Jürgen Teich. A Compiler for Application-Specific Processor Arrays. Shaker (Reihe Elektrotechnik). Zugl. Saarbrücken, Univ. Diss, ISBN 3-86111-701-0, Aachen, Germany, 1993.
14. Jürgen Teich and Lothar Thiele. Control Generation in the Design of Processor Arrays. Int. Journal on VLSI and Signal Processing, 3(2):77-92, 1991.
15. Jürgen Teich and Lothar Thiele. Control Generation in the Design of Processor Arrays. In Josef A. Nossek, editor, Parallel Processing on VLSI Arrays. Kluwer Academic Publishers, 1992.
16. Jürgen Teich and Lothar Thiele. Partitioning of Processor Arrays: A Piecewise Regular Approach. INTEGRATION: The VLSI Journal, 14(3):297-332, 1993.
17. Lothar Thiele. On the Design of Piecewise Regular Processor Arrays. In Proc. IEEE Symp. on Circuits and Systems, pages 2239-2242, Portland, 1989.
18. Lothar Thiele. Scheduling of Uniform Algorithms with Resource Constraints. Journal of VLSI Signal Processing, 10:295-310, 1995.
19. Michael Wolfe. High Performance Compilers for Parallel Computing. Addison-Wesley, Redwood City, California, 1996.
20. Xilinx Inc. http://www.xilinx.com/partinfo/ds003-2.pdf.
21. Jingling Xue. The Formal Synthesis of Control Signals for Systolic Arrays. PhD thesis, Univ. of Edinburgh, March 1992.