Speeding-up the design of HW/SW implementations of neuro-fuzzy systems using the CodeSimulink environment

Applied Soft Computing Journal

Volumn 4, Issue 3, 2004, Pages 227-240

  Reyneri, L M ^a   Renga, F ^a  

^a POLITECNICO DI TORINO   (Italy)

Author keywords

CodeSimulink; HW SW codesign; Neuro fuzzy systems

Indexed keywords

ARTIFICIAL NEURAL NETWORK; COMPUTER; COMPUTER ANALYSIS; COMPUTER PROGRAM; COMPUTER SYSTEM; COST EFFECTIVENESS ANALYSIS; REVIEW;

EID: 2442575108     PISSN: 15684946     EISSN: None     Source Type: Journal    
DOI: 10.1016/j.asoc.2004.03.003     Document Type: Article

References (18)

1. Yen J.C., Guo J.I., Chen H.C. A new k-winners-take-all neural network and its array architecture. IEEE Trans. Neural Netw. 9(5):1998;901-912
2. Kartalopoulos S.V. An associative RAM-based CAM and its application to broad-band communication systems. IEEE Trans. Neural Netw. 9(5):1998;1036-1041
3. Ker J.S., Kuo Y.H., Wen R.C., Liu B.D. Hardware implementation of CMAC neural network with reduced storage requirement. IEEE Trans. Neural Netw. 8(6):1997;1545-1556
4. McLoone S., Irwin G.W. Fast parallel off-line training of multilayer perceptrons. IEEE Trans. Neural Netw. 8(3):1997;647-653
5. Ienne P., Thiran P., Vassilas N. Modified self-organizing feature map algorithms for efficient digital hardware implementation. IEEE Trans. Neural Netw. 8(2):1997;315-330
6. Hasan S.M.R., Siong N.K. A parallel processing VLSI BAM engine. IEEE Trans. Neural Netw. 8(2):1997;424-436
7. Wang C.C., Huang C.J., Chen Y.P. Design of an inner-product processor for hardware realization of multi-valued exponential bidirectional associative memory. IEEE Trans. Circuits Syst. II. 47(11):2000;1271-1278
8. Marino F. A double-face bit-serial architecture for the 1-D discrete wavelet transform. IEEE Trans. Circuits Syst. II. 47(1):2000;65-70
9. Nayak S.S., Meher P.K. High throughput VLSI implementation of discrete orthogonal transforms using bit-level vector-matrix multiplier. IEEE Trans. Circuits Syst. II. 46(5):1999;655-658
10. Aggoun A., Ibrahim M.K., Ashur A. Bit-level pipelined digit-serial array processors. IEEE Trans. Circuits Syst. II. 45(7):1998;857-868
11. L.M. Reyneri, Implementation issues of neuro-fuzzy hardware: going towards HW/SW codesign, IEEE Trans. Neural Netw., January 2003, IEEE Inc., New York.
12. TheMathworks, Simulink, http:/www.themathworks.com.
13. L.M. Reyneri, M. Chiaberge, L. Lavagno, B. Pino, E. Miranda, Simulink-based HW/SW codesign of embedded neuro-fuzzy systems, Int. J. Neural Syst. 10 (3) (2000), World Scientific, New York, pp. 211-226.
14. L.M. Reyneri, F. Cucinotta, A. Serra, L. Lavagno, A hardware/software codesign flow and IP library based on Simulink, in: Proceedings of the DAC 2001, Las Vegas, June 2001, pp. 593-598.
15. L.M. Reyneri, Unification of neural and wavelet networks and fuzzy systems, IEEE Trans. Neural Netw. 10 (4) (1999), IEEE Inc., New York, NY, pp. 801-814.
16. Xilinx, System Generator - User Manual, http://www.xilinx.com.
17. Altera, DSP Builder - User Manual, http:/www.altera.com.
18. CodeSimulink project, http://polimage.polito.it/groups/codesimulink.html.