Associative memory with fully parallel nearest-Manhattan-distance search for low-power real-time single-chip applications

Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC

Volumn , Issue , 2004, Pages 543-544

  Yano, Yuji ^a   Koide, Tetsushi ^a   Mattausch, Hans Jürgen ^a  

^a HIROSHIMA UNIVERSITY   (Japan)

Author keywords

[No Author keywords available]

Indexed keywords

CODES (SYMBOLS); COMPUTATIONAL METHODS; DATABASE SYSTEMS; GAIN CONTROL; INTEGRATED CIRCUITS; PATTERN MATCHING; STATIC RANDOM ACCESS STORAGE;

ASSOCIATIVE MEMORY; FEEDBACK STABILIZATION; POWER DISSIPATION; VECTOR QUANTIZATION (VQ);

MICROPROCESSOR CHIPS;

EID: 2442446192     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (9)

1. D. R. Tveter, The Pattern Recognition Basis of Artificial Intelligence, Los Alamitos, CA: IEEE Computer Society, (1998).
2. A. Gersho and R. M. Gray, Vector Quantization and Signal Compression, Boston, MA: Kluwer Academic, (1992).
3. T. Koide et al., Proc. of SASIMI2003, pp. 200-205 (2003).
4. H.J. Mattausch et al., IEEE J. Solid-State Circuits, vol. 37, pp.218-227 (2002).
5. H.J. Mattausch et al., Symposium on VLSI Circuits, pp. 252-255 (2002).
6. T. Nozawa et al., IEEE J. Solid-State Circuits, vol. 35, pp. 1744-1751 (2000).
7. I. E. Opris, IEEE Trans. Circuits and Systems II, vol. 45, pp. 137-141 (1998).
8. J. Lazzaro et al., in Advances in Neural Information Processing Systems, I.D.S. Touretzky Ed., San Mateo, CA: Morgan Kaufmann, (1989).
9. Y. Yano, et al., Extend. Abst. of SSDM2002, pp. 254-255, (2002).