Dynamic bootstrapped shift register for smart sensor arrays

Smart Materials and Structures

Volumn 14, Issue 4, 2005, Pages 569-574

  Lee, Leo ^a   Al Sarawi, Said ^a   Abbott, Derek ^a  

^a UNIVERSITY OF ADELAIDE   (Australia)

Author keywords

[No Author keywords available]

Indexed keywords

ANALOG TO DIGITAL CONVERSION; ARRAYS; CAPACITORS; COMPUTER SIMULATION; LOGIC PROGRAMMING; MONTE CARLO METHODS; PHOTODIODES; SENSORS; THRESHOLD VOLTAGE; TRANSISTORS; VLSI CIRCUITS;

BOOTSTRAP CAPACITORS; NON-RATIOED BOOTSTRAP LOGIC (NRBL); SENSOR ARRAYS; VOLTAGE DROP;

SHIFT REGISTERS;

EID: 23444450199     PISSN: 09641726     EISSN: None     Source Type: Journal    
DOI: 10.1088/0964-1726/14/4/015     Document Type: Article

References (10)

1. Mead C and Conway L 1980 Introduction to VLSI Systems 1st edn (Reading, MA: Addison-Wesley)
2. Celinski P, López J F, Al-Sarawi S and Abbott D 2001 Low power, high speed, charge recycling CMOS threshold logic gate Electron. Lett. 37 1067-77
3. Moini A, Bouzerdoum A, Eshraghian K, Yakovleff A, Nguyen X T, Blanksby A, Beare R, Abbott D and Bogner R E 1997 An insect vision-based motion detection chip IEEE J. Solid-State Circuits 32 279-84
4. Ng J and Abbott D 2002 Introduction to solid-state quantum computation for engineers Microelectron. J. 33 171-7
5. Lu S 1988 A safe single-phase clocking scheme for CMOS circuits IEEE J. Solid-State Circuits 23 280-3
6. Ohba S, Nakai M, Ando H, Hanamura S, Satoh K, Takahashi K, Kubo M, Shimada S and Fujita T 1980 MOS area sensor II low-noise MOS area sensor with antiblooming photodiodes IEEE Trans. Electron Devices 27 1682-7
7. Sklavos N, Kitsos P, Zervas N and Koufopavlou O 2000 A new low and high speed bidirection shift register architecture Technical Report (University of Patras, Patras, Greece)
8. Weste N H E and Eshraghian K 1993 Principles of CMOS VLSI Design, A System Perspective 2nd edn (Reading, MA: Addison-Wesley)
9. Rabaey J M 1996 Digital Integrated Circuits, A Design Perspective 1st edn (Upper Saddle River, NJ: Prentice-Hall)
10. Shibata N, Watanabe M and Tanabe Y 2002 A current-sensed high-speed and low-power first-in-first-out using a wordline/bitline-swapped dual-port SRAM cell IEEE J. Solid-State Circuits 37 735-50