Regression-based RTL power modeling

ACM Transactions on Design Automation of Electronic Systems

Volumn 5, Issue 3, 2000, Pages 337-372

  Bogliolo, Alessandro ^a   Benini, Luca ^b   De Micheli, Giovanni ^c  

^a UNIVERSITY OF FERRARA   (Italy)

^b UNIVERSITY OF BOLOGNA   (Italy)

^c STANFORD UNIVERSITY   (United States)

Author keywords

Adaptive characterization; Design; Functional macros; Regression models; RTL design; RTL power modeling; Simulation; Verification

Indexed keywords

EID: 23044523003     PISSN: 10844309     EISSN: None     Source Type: Journal    
DOI: 10.1145/348019.348081     Document Type: Article

References (17)

1. BENINI, L., BOGLIOLO, A., FAVALLI, M., AND DE MICHELI, G. 1996. Regression models for behavioral power estimation. In Proceedings of the Workshop on Power and Timing Modeling, Optimization and Simulation (Sept. 1996), 179-187.
2. BOGIOLO, A., BENINI, L., AND RICCÒ, B. 1996. Power estimation of cell-based CMOS circuits. In Proceedings of the 33rd Annual Conference on Design Automation (DAC '96, Las Vegas, NV, June 3-7), T. P. Pennino and E. J. Yoffa, Eds. ACM Press, New York, NY, 433-438.
3. BOGLIOLO, A., BENINI, L., DE MICHELI, G., AND RICCO, B. 1995. Accurate logic level power estimation. In Proceedings of the IEEE Symposium on Low Power Electronics, IEEE Computer Society Press, Los Alamitos, CA, 40-41.
4. BOWERMAN, B. L. AND O'CONNELL, R. T. 1990. Linear statistical models-An applied approach. PWS-Kent.
5. BREIMAN ET AL., L. 1993. Classification and Regression Trees. Chapman & Hall, London, UK.
6. GUPTA, S. AND NAJM, F. N. 1997. Power macromodeling for high level power estimation. In Proceedings of the 34th Annual Conference on Design Automation (DAC '97, Anaheim, CA, June 9-13), E. J. Yoffa, G. De Micheli, and J. M. Rabaey, Eds. ACM Press, New York, NY, 365-370.
7. HSIEH, C.-T., WU, Q., DING, C.-S., AND PEDRAM, M. 1996. Statistical sampling and regression analysis for RT-level power evaluation. In Proceedings of the 1996 IEEE/ACM International Conference on Computer-Aided Design (ICCAD '96, San Jose, CA, Nov. 10-14, 1996), R. A. Rutenbar and R. H. J. M. Otten, Eds. IEEE Computer Society Press, Los Alamitos, CA, 583-588.
8. LANDMAN, P. E. AND RABAEY, J. M. 1995. Architectural power analysis: The dual bit type method. IEEE Trans. Very Large Scale Integr. Syst. 3, 2 (June 1995), 173-187.
9. LIOY, A. AND MACH ET AL., E. 1997. Accurate entropy calculation for large logic circuits based on output clustering. In Proceedings of the Great Lakes Symposium on VLSI (Mar.), 70-75.
10. MARCULESCU, D., MARCULESCU, R., AND PEDRAM, M. 1996. Information theoretic measures for power analysis. IEEE Trans. Comput.-Aided Des. 15, 6, 599-610.
11. MEHTA, H., OWENS, R. M., AND IRWIN, M. J. 1996. Energy characterization based on clustering. In Proceedings of the 33rd Annual Conference on Design Automation (DAC '96, Las Vegas, NV, June 3-7), T. P. Pennino and E. J. Yoffa, Eds. ACM Press, New York, NY, 702-707.
12. NAJM, F. N. 1994. A survey of power estimation techniques in VLSI circuits. IEEE Trans. Very Large Scale Integr. Syst. 2, 4 (Dec. 1994), 446-455.
13. NEMANI, M. AND NAJM, F. 1996. Towards a high-level power estimation capability. IEEE Trans. Comput.-Aided Des. 15, 6, 588-598.
14. POWELL, S. AND CHAU, P. 1990. Estimating power dissipation of VLSI signal processing chips: the PFA technique. VLSI Tech. Bull. IV, 250-259.
15. VSI ALLIANCE, 1997. Architecture. document, Version 1.0. VSI Alliance. http://www.vsi.org/library.htm
16. WIDROW, B. AND STEARNS, S. D. 1985. Adaptive Signal Processing. Prentice-Hall signal processing series. Prentice-Hall, Inc., Upper Saddle River, NJ.
17. YANG, S. 1991. Logic synthesis and optimization benchmarks user guide version 3.0. Microelectronics Center of North Carolina, Research Triangle Park, NC.