Multiway FPGA partitioning by fully exploiting design hierarchy

ACM Transactions on Design Automation of Electronic Systems

Volumn 5, Issue 1, 2000, Pages 34-50

  Fang, Wen Jong ^a   Allen, C H W U ^a  

^a NATIONAL TSING HUA UNIVERSITY   (Taiwan)

Author keywords

Fine grained synthesis; Functional clustering; Multi way partitioning; Multiple fpga synthesis

Indexed keywords

EID: 23044519880     PISSN: 10844309     EISSN: None     Source Type: Journal    
DOI: 10.1145/329458.329463     Document Type: Article

References (23)

1. BUTTS, M., BATCHELLER, J., AND VARGHESE, J. 1992. An efficient logic emulation system. In Proceedings of the International Conference on Computer Design, VLSI in Computers and Processors (Cambridge, MA, Oct.), 138-141.
2. CHAN, P. K., SCHLAG, M. D. F., AND ZIEN, J. Y. 1995. Spectral-based multi-way FPGA partitioning. In Proceedings of the Third International ACM Symposium on Field-Programmable Gate Arrays (FPGA '95, Monterey, CA, Feb. 12-14, 1995), P. K. Chan and J. Rose, Eds. ACM Press, New York, NY, 133-139.
3. CHAN, P. K., SCHLAG, M., AND MARTIN, M. 1992. BORG: A reconfigurable prototyping board using field-programmable gate arrays. In Proceedings of the First International ACM/ SIGDA Workshop on Field-Programmable Gate Arrays (Berkeley, CA, Feb.) ACM Press, New York, NY, 47-51.
4. CHOU, N.-C., LIU, L.-T., CHENG, C.-K., DAI, W.-J., AND LINDELOF, R. 1994. Circuit partitioning for huge logic emulation systems. In Proceedings of the 31st Annual Conference on Design Automation (DAC '94, San Diego, CA, June 6-10, 1994), M. Lorenzetti, Ed. ACM Press, New York, NY, 244-249.
5. COX, C. E. AND BLANZ, W. E. 1992. GANGLION- A fast field-programmable gate array implementation of a connectionist classifier. IEEE J. Solid-State Circuits 27 (Mar.), 288-299.
6. FANG, W.-J., WU, A. C.-H., AND YEN, T.-Y. 1997. A real-time RTL engineering-change method supporting on-line debugging for logic-emulation applications. In Proceedings of the 34th Annual Conference on Design Automation (DAC '97, Anaheim, CA, June 9-13, 1997), E. J. Yoffa, G. De Micheli, and J. M. Rabaey, Eds. ACM Press, New York, NY, 101-106.
7. FANG, W.-J. AND WU, A. C.-H. 1996. A hierarchical functional structuring and partitioning approach for multiple-FPGA implementations. In Proceedings of the 1996 IEEE/ACM International Conference on Computer-Aided Design (ICCAD '96, San Jose, CA, Nov. 10-14, 1996), R. A. Rutenbar and R. H. J. M. Otten, Eds. IEEE Computer Society Press, Los Alamitos, CA, 638-643.
8. FIDUCCIA, C. M. AND MATTHEYSES, R. M. 1982. A linear-time heuristic for improving network partitions. In Proceedings of the 19th ACM/IEEE Conference on Design Automation ACM Press, New York, NY, 175-181.
9. GAJSKI, D. D., DUTT, N. D., WU, A. C.-H., AND LIN, S. Y.-L. 1992. High-Level Synthesis: Introduction to Chip and System Design. Kluwer Academic Publishers, Hingham, MA.
10. HUANG, D. J.-H. AND KAHNG, A. B. 1995. Multi-way system partitioning into a single type or multiple types of FPGAs. In Proceedings of the Third International ACM Symposium on Field-Programmable Gate Arrays (FPGA '95, Monterey, CA, Feb. 12-14, 1995), P. K. Chan and J. Rose, Eds. ACM Press, New York, NY, 140-145.
11. HWANG, J. AND EL GAMAL, A. 1992. Optimal replication for mincut partitioning. In Proceedings of the IEEE International Conference on Computer-Aided Design (Santa Clara, CA, Nov.) IEEE Computer Society Press, Los Alamitos, CA, 432-435.
12. JONG, C. Y. 1996. Multi-way circuit partitioning for cost and delay minimizations. Master's Thesis. Tsinghua Univ. Press, Beijing, China.
13. KRING, C. AND NEWTON, A. R. 1991. A cell-replicating approach to mincut-based circuit partitioning. In Proceedings of the IEEE International Conference on Computer-Aided Design (Santa Clara, CA, Nov.) IEEE Computer Society Press, Los Alamitos, CA, 2-5.
14. KUZNAR, R., BRGLEZ, F., AND ZAJC, B. 1994. Multi-way netlist partitioning into heterogeneous FPGAs and minimization of total device cost and interconnect. In Proceedings of the 31st Annual Conference on Design Automation (DAC '94, San Diego, CA, June 6-10, 1994), M. Lorenzetti, Ed. ACM Press, New York, NY, 238-243.
15. KUZNAR, R., BRGLEZ, F., AND KOZMINSKI, K. 1993. Cost minimization of partitions into multiple devices. In Proceedings of the 30th International Conference on Design Automation (DAC '93, Dallas, TX, June 14-18), A. E. Dunlop, Ed. ACM Press, New York, NY, 315-320.
16. MURGAI, R., SHENOY, N., BRAYTON, R. K., AND SANGIOVANNI-VINCENTELLI, A. 1991. Improved logic synthesis algorithms for table look up architectures. In Proceedings of the IEEE/ACM International Conference on Computer-Aided Design (ICCAD '91, Santa Clara, CA, Nov. 11-14) IEEE Computer Society Press, Los Alamitos, CA, 564-567.
17. ROY-NEOGI, K. AND SECHEN, C. 1995. Multiple FPGA partitioning with performance optimization. In Proceedings of the Third International ACM Symposium on Field-Programmable Gate Arrays (FPGA '95, Monterey, CA, Feb. 12-14, 1995), P. K. Chan and J. Rose, Eds. ACM Press, New York, NY, 146-152.
18. SAUCIER, G., BRASEN, D., AND HIOL, J. P. 1993. Partitioning with cone structures. In Proceedings of the International Conference on Computer-Aided Design (ICCAD '93, Santa Clara, CA, Nov. 7-11, 1993), M. Lightner and J. A. G. Jess, Eds. IEEE Computer Society Press, Los Alamitos, CA, 236-239.
19. SAWKAR, P. AND THOMAS, D. 1995. Multi-way partitioning for minimum delay for look-up table based FPGAs. In Proceedings of the 32nd ACM/IEEE Conference on Design Automation (DAC '95, San Francisco, CA, June 12-16, 1995), B. T. Preas, Ed. ACM Press, New York, NY, 201-210.
20. SCHMIT, H., ARNSTEIN, L., THOMAS, D., AND LAGNESE, E. 1994. Behavioral synthesis for FPGA-based computing. In Proceedings of the IEEE Workshop on Custom Computing Machines (Napa Valley, CA, Apr.) IEEE Computer Society Press, Los Alamitos, CA, 125-131.
21. VAN DEN BOUT, D. E. 1993. The anyboard: Programming and enhancements. In Proceedings of the IEEE Workshop on FPGAs for Custom Computing Machines (Napa Valley, CA, Apr.) IEEE Computer Society Press, Los Alamitos, CA, 68-77.
22. WALTERS, S. 1991. Computer-aided prototyping for ASIC-based systems. In Proceedings of the IEEE International Conference on Design and Test of Computers (June) IEEE Computer Society Press, Los Alamitos, CA, 4-10.
23. Woo, N. S. AND KIM, J. 1993. An efficient method of partitioning circuits for multiple-FPGA implementation. In Proceedings of the 30th International Conference on Design Automation (DAC '93, Dallas, TX, June 14-18), A. E. Dunlop, Ed. ACM Press, New York, NY, 202-207.