Specification and verification of pipelining in the ARM2 RISC microprocessor

ACM Transactions on Design Automation of Electronic Systems

Volumn 3, Issue 4, 1998, Pages 563-580

  Huggins, James K ^a   Van Campenhout, David ^b  

^a KETTERING UNIVERSITY   (United States)

^b UNIVERSITY OF MICHIGAN   (United States)

Author keywords

Abstract state machines; ARM processor; Design verification; Formal verification; Pipelined processors; Pipelining

Indexed keywords

EID: 22644448323     PISSN: 10844309     EISSN: None     Source Type: Journal    
DOI: 10.1145/296333.296345     Document Type: Article

References (19)

1. BÖRGER, E., AND HUGGINS, J. K. 1998. Abstract State Machines 1988-1998: Commented ASM Bibliography. Bull. EATCS 64 (Feb.), 105-127.
2. BÖRGER, E., AND MAZZANTI, S. 1997. A practical method for rigorously controllable hardware design. In ZUM'97: The Z Formal Specification Notation: 10th International Conference of Z Users, J. Bowen, M. Hinchey, and D. Till, eds. Lecture Notes in Computer Science, vol. 1212. Springer-Verlag, New York, 151-187.
3. FURBER, S. B. 1989. VLSI RISC Architecture and Organization. M. Dekker, New York.
4. GUREVICH, Y. 1988. Logic and the challenge of computer science. In Current Trends in Theoretical Computer Science, E. Börger, ed. Computer Science Press, 1-57.
5. GUREVICH, Y. 1993. Evolving algebras: An attempt to discover semantics. In Current Trends in Theoretical Computer Science, G. Rozenberg and A. Salomaa, eds. World Scientific, 266-292.
6. GUREVICH, Y. 1995a. Evolving algebras 1993: Lipari guide. In Specification and Validation Methods, E. Börger, ed., Oxford University Press, Cambridge, UK, 9-36.
7. GUREVICH, Y. 1995b. Platonism, constructivism, and computer proofs vs. proofs by hand. Bull. EATCS 47 (Oct.), 145-166.
8. HENNESSY, J., AND PATTERSON, D. 1990. Computer Architecture: A Quantitative Approach. Morgan-Kaufman Publishers, San Mateo, CA. (Revised second edition, 1996.)
9. HOOMAN, J. 1996. Using PVS for an assertional verification of the RPC-memory specification problem. In Formal Systems Specification; The RPC-Memory Specification Case Study, Lecture Notes in Computer Science, vol. 1169. Springer-Verlag, New York, 275-304.
10. HUGGINS, J. K., ED. 1998. Abstract State Machine Home Page. EECS Department, Univ. Michigan, Ann Arbor, Mich., http://www.eecs.umich.edu/gasm/.
11. HUGGINS, J. K., AND VAN CAMPENHOUT, D. 1997. Specification and verification of pipelining in the ARM2 RISC microprocessor. In Digest of the IEEE International High Level Design Validation and Test Workshop. IEEE Computer Science Press, Los Alamitos, CA, 186-193.
12. HUGGINS, J. K., AND VAN CAMPENHOUT, D. 1998. Specification and verification of pipelining in the ARM2 RISC microprocessor. Tech. Rep. CSE-TR-371-98. EECS Dept. Univ. Michigan, Ann Arbor, MI.
13. JONES, R., DILL, D., AND BURCH, J. 1995. Efficient validity checking for processor verification. In Proceedings of the IEEE International Conference on Computer Aided Design (Nov.). IEEE Computer Science Press, Los Alamitos, Calif., pp. 2-6.
14. LEVITT, J., AND OLUKOTUN, K. 1996. Scalable formal verification methodology for pipelined microprocessors. In Proceedings of the 33rd ACM/IEEE Design Automation Conference, ACM, New York, 558-563.
15. MCFARLAND, M. C. 1993. Formal verification of sequential hardware, a tutorial. IEEE Trans. Computer-Aided Design 12, (May), 633-654.
16. SCHELLHORN, G., AND AHRENDT, W. 1997. Reasoning about abstract state machines: The WAM case study. J. Univ. Comput. Sci. 3, 4, 377-413.
17. VLSI TECHNOLOGY, INC. I. 1990. Acorn RISC Machine (ARM) Family Data Manual. Prentice-Hall, Englewood Cliffs, NJ.
18. WINTER, K. 1997. Model checking for abstract state machines. J. Univ. Comput. Sci. 3, 5, 689-701.
19. ZIMMERMAN, W., AND GAUL, T. 1997. On the construction of correct compiler back-ends: An ASM approach. J. Univ. Comput. Sci. 3, 5, 504-567.