A practical method for rigorously controllable hardware design

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

Volumn 1212, Issue , 1997, Pages 149-187

  Borger E ^a   Mazzanti, S ^a  

^a UNIVERSITY OF PISA   (Italy)

Author keywords

[No Author keywords available]

Indexed keywords

FORMAL SPECIFICATION; HAZARDS; PIPELINE PROCESSING SYSTEMS; PIPELINES; REDUCED INSTRUCTION SET COMPUTING;

ABSTRACT STATE MACHINES; CORRECTNESS PROOFS; HARDWARE DESIGNERS; INCREMENTAL DESIGNS; INTUITIVE REASONING; MICROPROCESSOR DESIGNS; PIPELINED IMPLEMENTATION; STRUCTURAL HAZARDS;

INTEGRATED CIRCUIT DESIGN;

EID: 84947766859     PISSN: 03029743     EISSN: 16113349     Source Type: Book Series    
DOI: 10.1007/bfb0027289     Document Type: Conference Paper

References (42)

1. [AL95] M.Aagaard and M.Leeser. Reasoning About Pipelines with Structural Hazards, Springer LNCS 901, 1995.
2. [A95] W. Ahrendt. Von PROLOG zur WAM, Verifikation der Prozedurübersetzung mit KIV. Diploma thesis, University of Karlsruhe, December 1995, pp.115.
3. [ALLSW94] T.Aiora, T.Leung, K.Levitt, T.Schubert, and P.Windley: Report on the UCD microcoded Viper verification project. Springer LNCS 780, 1994, 239-252.
4. [Be93j] D.L.Beatty. A Methodology for Formal Hardware Verification, with Application to Microprocessors. PhD thesis, School of CS, CMU, Aug. 1993.
5. [Bo95] E. Borger. Why use evolving algebras for hardware and software engineering. in: M. Bartosek, J. Staudek, J. Wiedermann (Eds), SOFSEM'95, Springer LNCS 1012, 1995, 236-271.
6. [BoDC95] E. Börger and G. Del Castillo. A formal method for provably correct composition of a real-life processor out of basic components (The APE100 reverse engineering project). In: Proc. First IEEE International Conference Engineering of Complex Computer Systems (ICECCS'96). IEEE Comp. Soc. Press, Los Alamitos CA, 1995, 145-148.
7. [BD95] E. Börger and I. Durdanović. Correctness of Compiling Occam to Transputer Code, in: Computer Journal 39, 1996, 52-92.
8. [BM96] E. Börger and S. Mazzzanti. A Correctness Proof for Pipelinening in RISC Architectures DIMACS Technical Report 96-22, July 1996, pp.60.
9. [BR95] E. Borger and D. Rosenzweig. The WAM - Definition and Compiler Correctness. in: Logic Programming: Formal Methods and Practical Applications (C.Beierle, L.Plümer, Eds.), Elsevier Science, 1995, 20-90 (chapter 2).
10. [Bow87] J.P.Bowen. Formal specifacation and documentation of microprocessor instruction sets. In: Microprocessing and Microprogramming 21, 223-230, 1987.
11. [BB93] O. Buckow and J. Bormann. Formale Spezifikation und Verifikation eines SPARC-kompatiblen Prozessors mit einem interaktiven Beweissystem, Siemens Research and Development, München 1993.
12. [BD94] J.R. Burch and D.L.Dill. Automatic verification of pipelined microprocessor control. Conf. on Computer-Aided Verification, 1994.
13. [C88] J.A. Cohn. A proof of correctness of the VIPER microprocessor: The first level. In G.Birtwhistle and P.Subrahmanyam, editors, VLSI Specification, Verification, and Synthesis, pages 27-72. Kluwer Academic Publisher, 1988.
14. [C89] J.A. Cohn. Correctness properties of the Viper block model: The second level. In: G.Birtwistle, editor, Proceedings of the 1988 Design Verification Conference. Springer-Verlag, 1989.
15. [Cy93] D.Cyrluk. Microprocessor verification in PVS: A methodology and simple example. Technical Report SRI-CSL-93-12, SRI CS Lab, 1993.
16. [Cy95] D.Cyrluk. A PVS specification, implementation and verification of DLX. SRI, Palo Alto (Oral Communication).
17. [Deho94] M. Dehof. Formale Spezifikation und Verifikation des DLX-RISC-Prozessors. Diploma Thesis, Inst. f. Technik der Informationsverarbeitung, University of Karlsruhe, August 1994.
18. [DeTa94] M. Dehof and S. Tahar. Implementierung des DLX-RISC-Prozessors in einer Standardezellen-Entwurfsumgebung, Technical Report No. SBF 358-C2-9/94, Institute of Computer Design and Fault Tolerance, University of Karlsruhe, Germany, March 1994.
19. [G95] Y. Gurevich. Evolving Algebras 1993: Lipari Guide. In: Specification and validation methods, Ed. E. Börger, Oxford University Press, 1995.
20. [HMC94] E. Harcourt, J.Mauney, and T.Cook. From processor timing specifications to static instruction scheduling. In Static Analysis Symposium, September 1994.
21. [Hen93] J.L. Hennessy. Designing a computer as a microprocessor: Experience and lessons from the MIPS 4000. A lecture at the Symposium on Integrated Systems, Seattle, Washington, March, 1993.
22. [HP90] J.L. Hennessy and D.A. Patterson. Computer Architecture: a Quantitative Approach Morgan Kaufman Publisher, 1990. Revised second edition 1996.
23. [Her92] J. Herbert. Incremental design and formal verification of microcoded microprocessor. In V. Stavridou, T.F. Melham, and R.T. Boute, editors, Theorem Provers in Cicruit Design, Proocedings of the IFIP WG 10.2 International Working Conference, Nijmegen, The Netherlands. North-Holland, June 1992.
24. [Hug95] J.Huggins. Kermit: specification and verification. In: Specification and validation methods, Ed. E. Börger, Oxford University Press, 1995.
25. [Hunt89] W.A. Hunt. Microprocessor design verification. Journal of Automated Reasoning, 5:429-460, 1989.
26. [J88] J.Joyce. Formal verification and implementation of a microprocessor. In: G.Birtwhistle and P.A.Subrahmanyan (Eds), VLSI specification, verification, and synthesis. Kluwer Ac. Press 1988.
27. [J89] J. Joyce. Multi-level verification of microprocessor-based systems. PhD thesis, Cambridge Dec. 89.
28. [JBG86] J.Joyce, G.Birtwistle, and M.Gordon. Proving a computer correct in higher order logic. TR 100, Computer Lab., University of Cambridge, 1986.
29. [La79] L.Lamport. How to make a multiprocessor computer that correctly executes multiprocess programs. IEEE Trans, on Computers, 1979, C-28,690-691.
30. [LC91] M.Langevin and E.Cerny. Verification of processor-like circuits. In: P.Prinetto and P.Camurati (Eds), Advanced research Workshop on Correct Hardware Dwsign Methodologies, June 1991.
31. [P96] C.Pusch. Verification of Compiler Correctness for the WAM. In: Proc. Theorem Proving in Higher Order Logics (TPHOL97, Turku), Springer LNCS 1125, 1996.
32. [Ro92] A.W.Roscoe. Occam in the specification and verification of microprocessors. Philosophical Transactions of the Royal Society of London, Series A: Physical Sciences and Engineering, 339(1652): 137-151, Apr.15, 1992.
33. [SGGH91] J.B.Saxe, S. J.Garland, J.V.Guttag and J.J.Horning. Using transformations and verification in circuit design. TR 78, DEC System Res. Center, 1991.
34. [SB90] M. Srivas and M. Bickford. Formal verification af a pipelined microprocessor. IEEE Software, 7(5):52-64, September 1990.
35. [Ta95] S.Tahar. Eine Methode zur formalen Verifikation von RISC-Prozessoren. Fortschrittberichte VDI, Reihe 10: Informatik/Kommunikationstechnik Ni. 350, VDI-Verlag, Düsseldorf 1995, pp.XIV+162.
36. [TaKu93] S.Tahar and R.Kumar. Towards a methodology for the formal hierarchical verification of RISC processors. Proc. IEEE Int.Conf. on Computer Design (ICCD93), Cambridge/Mass; Oct.1993, pp. 58-62.
37. [TaKu94] S.Tahar and R.Kumar. Implementational issues for verifying RISC-pipelíne conflicts in HOL. Springer LNCS 859, 1994, pp. 424-439.
38. [TaKu95] S. Tahar and R.Kumar. A practical methodology for the formal verification of RISC processors. FZI TR Sept. 95, Karlsruhe, pp. iii+46.
39. [Win90] P.J.Windley. A hierarchical methodology for verifying microprogrammed mir- coprocessors. Proc. IEEE Symp. on Security and Privacy, Oakland, May 1990, pp. 345-357.
40. [Win94] P.J. Windley. Formal modelling and verification of microprocessors. IEEE Transactions on Computers, 1994.
41. [Windley94] P.J. Windley. Specifying instruction-set architecture in HOL: a primer. Springer LNCS 859, 1994, pp. 440-455.
42. [WC95] P.J. Windley and M.L. Coe. A Correctness Model for Pipelined Microprocessors. Springer LNCS 901.