A new compact model for monolithic transformers in silicon-based RFICs

IEEE Microwave and Wireless Components Letters

Volumn 15, Issue 6, 2005, Pages 419-421

  Mayevskiy, Yevgeniy ^a   Watson, Adam ^a,b   Francis, Pascale ^c   Hwang, Kyuwoon ^c   Weisshaar, Andreas ^a  

^a Oregon State University   (United States)

^b INTEL CORPORATION   (United States)

^c NATIONAL SEMICONDUCTOR CORPORATION   (United States)

Author keywords

Eddy currents; Equivalent circuit model; Monolithic transformers; Mutual resistance; Radio frequency integrated circuit (RFIC); Silicon substrate

Indexed keywords

CMOS INTEGRATED CIRCUITS; COMPUTER SIMULATION; EDDY CURRENTS; ELECTRIC NETWORK TOPOLOGY; ELECTRIC RESISTANCE; ELECTRIC WINDINGS; EQUIVALENT CIRCUITS; INDUCTANCE; MATHEMATICAL MODELS; NATURAL FREQUENCIES; SEMICONDUCTING SILICON; SUBSTRATES;

EQUIVALENT-CIRCUIT MODEL; MONOLITHIC TRANSFORMERS; MUTUAL RESISTANCE; RADIO FREQUENCY INTEGRATED CIRCUITS (RFIC); SILICON SUBSTRATES;

ELECTRIC TRANSFORMERS;

EID: 22344446093     PISSN: 15311309     EISSN: None     Source Type: Journal    
DOI: 10.1109/LMWC.2005.850558     Document Type: Article

References (14)

1. D. J. Cassan and J. R. Long, "A 1-V transformer-feedback low-noise amplifier for 5-GHz wireless LAN in 0.18-/spl mu/m CMOS," IEEE J. Solid-State Circuits, vol, 38, no. 3, pp. 427-435, Mar. 2003.
2. W. Simbürger, H. Wohlmuth, P. Weger, and A. Heinz, "A monolithic transformer coupled 5-W silicon power amplifier with 59% PAE at 0.9 GHz," IEEE J. Solid-State Circuits, vol. 34, no. 12, pp. 1881-1892, Dec. 1999.
3. A. Tasic, W. A. Serdijn, and J. R. Long, "Concept of transformer-feedback degeneration of low-noise amplifiers," in Proc. IEEE Circuits Systems Int. Symp., vol. 1, May 2003, pp. 1-421-424.
4. A. H. Aly and B. Elsharawy, "Modeling and measurements of novel high k monolithic transformers," in IEEE MTT-S Int. Dig., vol. 2, Jun. 2003, pp. 1247-1250.
5. N. Fong, J.-O. Plouchart, N. Zamdmer, K. Jonghae, K. Jenkins, C. Plett, and G. Tarr, "High-performance and area-efficient stacked transformers for RF CMOS integrated circuits," in IEEE MTT-S Int. Dig., vol. 2, Jun. 2003, pp. 967-970.
6. S. S. Mohan, C. P. Yue, M. del Mar Hershenson, S. S. Wong, and T. H. Lee, "Modeling and characterization of on-chip transformers," in IEDM Electr. Device Meeting Tech. Dig., Dec. 1998, pp. 531-534.
7. A. M. Niknejad and R. G. Meyer, "Analysis, design, and optimization of spiral inductors and transformers for SI RF IC's," IEEE J. Solid-State Circuits, vol. 33, no. 10, pp. 1470-1482, Oct. 1998.
8. J. R. Long, "Monolithic transformers for silicon RF IC design," IEEE J. Solid-State Circuits, vol. 35, no. 9, pp. 1368-1382, Sep. 2000.
9. I. J. Bahl, Lumped Elements for RF and Microvawe Circuits. Norwood, MA: Artech House, 2003.
10. J. H. Spreen, "Electrical terminal representation of conductor loss in transformers," IEEE Trans. Power Electron., vol. 5, no. 4, pp. 424-429, Oct. 1990.
11. Ansoft Corporation, Tech. Rep., Pittsburgh, PA, 2004.
12. J. Zheng, Y.-C. Hahm, V. K. Tripathi, and A. Weisshaar, "CAD-oriented equivalent circuit modeling of on-chip interconnects on lossy silicon substrate," IEEE Trans. Microw. Theory Tech., vol. 48, no. 9, pp. 1443-1451, Sep. 2000.
13. A. C. Watson, D. Melendy, P. Francis, K. Hwang, and A. Weisshaar, "A comprehensive compact-modeling methodology for spiral inductors in silicon-based RFICs," IEEE Trans. Microw. Theory Tech., vol. 52, no. 3, pp. 849-857, Mar. 2004.
14. K. T. Ng, B. Rejaei, and J. N. Burghartz, "Substrate effects in monolithic RF transformers on silicon," IEEE Trans. Microw. Theory Tech., vol. 50, no. 1, pp. 377-384, Jan. 2002.