Single-Flux-Quantum (SFQ) circuit design and test of crossbar switch scheduler

IEEE Transactions on Applied Superconductivity

Volumn 15, Issue 2 PART I, 2005, Pages 423-426

  Kameda, Yoshio ^a   Yorozu, Shinichi ^a   Hashimoto, Yoshihito ^a   Terai, Hirotaka ^b   Fujimaki, Akira ^c   Yoshikawa, Nobuyuki ^d  

^a SUPERCONDUCTIVITY RESEARCH LABORATORY   (Japan)

^b NATIONAL INSTITUTE OF INFORMATION AND COMMUNICATIONS TECHNOLOGY   (Japan)

^c NAGOYA UNIVERSITY   (Japan)

^d YOKOHAMA NATIONAL UNIVERSITY   (Japan)

Author keywords

Logic circuit; Single flux quantum (SFQ) circuit; Switch scheduler

Indexed keywords

ALGORITHMS; COLLISION AVOIDANCE; DATA ACQUISITION; ENERGY UTILIZATION; FABRICATION; JOSEPHSON JUNCTION DEVICES; LOGIC CIRCUITS; LOGIC GATES; NETWORKS (CIRCUITS); PARALLEL PROCESSING SYSTEMS; SCHEDULING; SWITCHING CIRCUITS;

JOSEPHSON JUNCTIONS; SINGLE FLUX QUANTUM (SFQ) CIRCUITS; SINGLE FLUX QUANTUM (SFQ) TECHNOLOGY; SWITCH SCHEDULERS;

CROSSBAR EQUIPMENT;

EID: 22144486549     PISSN: 10518223     EISSN: None     Source Type: Journal    
DOI: 10.1109/TASC.2005.849865     Document Type: Conference Paper

References (9)

1. K. K. Likharev and V. K. Semenov, "RSFQ logic/memory family: a new Josephson-junction technology for sub-terahertz-clock frequency digital systems," IEEE Trans. Appl. Supercond., vol. 1, no. 1, pp. 3-28, Mar. 1991.
2. S. Yorozu, Y. Kameda, and S. Tahara, "A single flux quantum (SFQ) packet switch unit toward scalable nonblocking router," in Extended Abstract ISEC'01, Osaka, Japan, Jun. 2001, pp. 25-26.
3. H. Hayakawa, N. Yoshikawa, S. Yorozu, and A. Fujimaki, "Superconducting digital electronics," Proc. IEEE, vol. 92, no. 10, pp. 1549-1563, Oct. 2004.
4. S. Yorozu, Y. Hashimoto, Y. Kameda, H. Terai, A. Fujimaki, and N. Yoshikawa, "A 40 GHz clock 160 Gb/s 4×4 switch circuit using single flux quantum technology for high-speed packet switching systems," in IEEE 2004 Workshop High Performance Switching and Routing, Apr. 2004, pp. 20-23.
5. F. A. Tobagi, "Fast packet switch architectures for broad-band integrated services digital networks," Proc. IEEE, vol. 78, no. 1, pp. 133-167, Jan. 1990.
6. N. McKeown and T. E. Anderson, "Quantitative comparison of scheduling algorithms for input-queued switches," Comput. Netw. ISDN Syst., vol. 30, no. 24, pp. 2309-2326, Dec. 1988.
7. Y. Hashimoto, S. Yorozu, Y. Kameda, A. Fujimaki, H. Terai, and N. Yoshikawa, "Development of passive interconnection technology for SFQ circuits," IEICE Trans. Electron., to be published.
8. S. Yorozu, Y. Kameda, H. Terai, A. Fujimaki, T. Yamada, and S. Tahara, "A single flux quantum standard logic cell library," Phys. C: Supercond. Appl., pt. 2, vol. 378-381, pp. 1471-1474, Oct. 2002.
9. S. Nagasawa, Y. Hashimoto, H. Numata, and S. Tahara, "A 380 ps, 9.5 mW Josephson 4-Kbit RAM operated at a high bit yield," IEEE Trans. Appl. Supercond., vol. 5, no. 2, pp. 2447-2452, Jun. 1995.