-
1
-
-
84935113569
-
"Error bounds for convolutional codes and asymptotically optimum decoding algorithm"
-
Apr
-
A. J. Viterbi, "Error bounds for convolutional codes and asymptotically optimum decoding algorithm," IEEE Trans. Inf. Theory, vol. IT-13, no. 2, pp. 260-269, Apr. 1967.
-
(1967)
IEEE Trans. Inf. Theory
, vol.IT-13
, Issue.2
, pp. 260-269
-
-
Viterbi, A.J.1
-
2
-
-
0015600423
-
"The Viterbi algorithm"
-
Mar
-
J. G. D. Forney, "The Viterbi algorithm," Proc. IEEE, vol. 61, no. 3, pp. 268-278, Mar. 1973.
-
(1973)
Proc. IEEE
, vol.61
, Issue.3
, pp. 268-278
-
-
Forney, J.G.D.1
-
3
-
-
0025600794
-
"A 100 MBit/s Viterbi decoder chip: Novel architecture and its relization"
-
Aug
-
G. Fettweis and H. Meyr, "A 100 MBit/s Viterbi decoder chip: Novel architecture and its relization," in Proc. IEEE Int. Conf. Communications (ICC), vol. 2, Aug. 1990, pp. 463-467.
-
(1990)
Proc. IEEE Int. Conf. Communications (ICC)
, vol.2
, pp. 463-467
-
-
Fettweis, G.1
Meyr, H.2
-
4
-
-
0026981415
-
"A 140-Mb/s, 32-state, radix-4, Viterbi decoder"
-
Dec
-
P. J. Black and T. H. Meng, "A 140-Mb/s, 32-state, radix-4, Viterbi decoder," IEEE J. Solid-State Circuits, vol. 27, no. 12, pp. 1877-1885, Dec. 1992.
-
(1992)
IEEE J. Solid-State Circuits
, vol.27
, Issue.12
, pp. 1877-1885
-
-
Black, P.J.1
Meng, T.H.2
-
5
-
-
0019609639
-
"Memory management in a Viterbi decoder"
-
Sep
-
C. M. Rader, "Memory management in a Viterbi decoder," IEEE Trans. Commun., vol. 29, no. 9, pp. 1399-1401, Sep. 1981.
-
(1981)
IEEE Trans. Commun.
, vol.29
, Issue.9
, pp. 1399-1401
-
-
Rader, C.M.1
-
6
-
-
0025561069
-
"Generalized trace back techniques for survivor memory management in the Viterbi algorithm"
-
San Diego, CA, Dec
-
R. Cypher and C. B. Shung, "Generalized trace back techniques for survivor memory management in the Viterbi algorithm," in Proc. GLOBECOM, vol. 2, San Diego, CA, Dec. 1990, pp. 1318-1322.
-
(1990)
Proc. GLOBECOM
, vol.2
, pp. 1318-1322
-
-
Cypher, R.1
Shung, C.B.2
-
7
-
-
0027558198
-
"Architectural tradeoffs for survivor sequence memory management in Viterbi decoders"
-
Mar
-
G. Feygin and P. Gulak, "Architectural tradeoffs for survivor sequence memory management in Viterbi decoders," IEEE Trans. Commun., vol. 41, no. 3, pp. 425-429, Mar. 1993.
-
(1993)
IEEE Trans. Commun.
, vol.41
, Issue.3
, pp. 425-429
-
-
Feygin, G.1
Gulak, P.2
-
9
-
-
0015943124
-
"Convolutional codes II: Maximum-likelihood decoding"
-
Jul
-
J. G. D. Forney, "Convolutional codes II: Maximum-likelihood decoding," Inf. Contr., vol. 25, pp. 222-266, Jul. 1974.
-
(1974)
Inf. Contr.
, vol.25
, pp. 222-266
-
-
Forney, J.G.D.1
-
11
-
-
4544275681
-
"A low power and high speed Viterbi decoder chip for WLAN applications"
-
Sep
-
C. C. Lin, C. C. Wu, and C. Y. Lee, "A low power and high speed Viterbi decoder chip for WLAN applications," in Proc. 29th Eur. Solid State Circuits Conf. (ESSCIRC), Sep. 2003, pp. 723-726.
-
(2003)
Proc. 29th Eur. Solid State Circuits Conf. (ESSCIRC)
, pp. 723-726
-
-
Lin, C.C.1
Wu, C.C.2
Lee, C.Y.3
-
12
-
-
0027549874
-
"Quantization loss in convolutional decoding"
-
Feb
-
I. M. Onyszchuk, K. M. Cheung, and O. Collins, "Quantization loss in convolutional decoding," IEEE Trans. Commun., vol. 41, no. 2, pp. 261-265, Feb. 1993.
-
(1993)
IEEE Trans. Commun.
, vol.41
, Issue.2
, pp. 261-265
-
-
Onyszchuk, I.M.1
Cheung, K.M.2
Collins, O.3
-
14
-
-
0036641818
-
"Implementation of scalable power and area efficient high-throughput Viterbi decoder"
-
Jul
-
T. Gemmeke, M. Gansen, and T. G. Noll, "Implementation of scalable power and area efficient high-throughput Viterbi decoder," IEEE J. Solid-State Circuits, vol. 37, no. 7, pp. 941-948, Jul. 2002.
-
(2002)
IEEE J. Solid-State Circuits
, vol.37
, Issue.7
, pp. 941-948
-
-
Gemmeke, T.1
Gansen, M.2
Noll, T.G.3
-
15
-
-
0033878417
-
"A 110 Mhz 350 mW 0.6-μ CMOS 16-state generalized-target Viterbi detector for disk drive read channels"
-
Mar
-
S. Sridharan and L. R. Carley, "A 110 Mhz 350 mW 0.6-μ CMOS 16-state generalized-target Viterbi detector for disk drive read channels," IEEE J. Solid-State Circuits, vol. 35, no. 4, pp. 362-370, Mar. 2000.
-
(2000)
IEEE J. Solid-State Circuits
, vol.35
, Issue.4
, pp. 362-370
-
-
Sridharan, S.1
Carley, L.R.2
-
16
-
-
0029547634
-
"Reduced-complexity Viterbi detector architectures for partial response signalling"
-
Singapore, Nov
-
G. Fettweis, R. Karabed, P. H. Siegel, and H. K. Thapar, "Reduced-complexity Viterbi detector architectures for partial response signalling," in Proc. GLOBECOM, vol. 1, Singapore, Nov. 1995, pp. 559-563.
-
(1995)
Proc. GLOBECOM
, vol.1
, pp. 559-563
-
-
Fettweis, G.1
Karabed, R.2
Siegel, P.H.3
Thapar, H.K.4
-
17
-
-
0031647720
-
"Improved architectures for the add-compare-select operation in long constraint length Viterbi decoding"
-
Jan
-
K. Page and P. M. Chau, "Improved architectures for the add-compare-select operation in long constraint length Viterbi decoding," IEEE J. Solid-State Circuits, vol. 33, no. 1, pp. 151-155, Jan. 1998.
-
(1998)
IEEE J. Solid-State Circuits
, vol.33
, Issue.1
, pp. 151-155
-
-
Page, K.1
Chau, P.M.2
-
18
-
-
0009600189
-
"Low power ACS unit design for the Viterbi decoder"
-
May
-
C. Tsui, R. S.-K. Cheng, and C. Ling, "Low power ACS unit design for the Viterbi decoder," in Prpc. IEEE Int. Symp. Circuits and Systems (ISCAS), vol. 1, May 1999, pp. 137-140.
-
(1999)
Prpc. IEEE Int. Symp. Circuits and Systems (ISCAS)
, vol.1
, pp. 137-140
-
-
Tsui, C.1
Cheng, R.S.-K.2
Ling, C.3
-
19
-
-
0242365691
-
"A new architecture for the fast Viterbi algorithm"
-
Oct
-
I. Lee and J. L. Sonntag, "A new architecture for the fast Viterbi algorithm," IEEE Trans. Commun., vol. 51, no. 10, pp. 1624-1628, Oct. 2003.
-
(2003)
IEEE Trans. Commun.
, vol.51
, Issue.10
, pp. 1624-1628
-
-
Lee, I.1
Sonntag, J.L.2
-
20
-
-
0031642632
-
"A low power architecture of the soft-output Viterbi algorithm"
-
Aug
-
D. Garrett and M. Stan, "A low power architecture of the soft-output Viterbi algorithm," in Proc. ACM ISLPED98, Aug. 1998, pp. 262-267.
-
(1998)
Proc. ACM ISLPED98
, pp. 262-267
-
-
Garrett, D.1
Stan, M.2
|