The CMOS analog multiplier free from mobility reduction

IEEE International Symposium on Communications and Information Technologies: ISCIT 2004

Volumn 1, Issue , 2004, Pages 23-28

  Dejhan, Kobchai ^a   Suwanchatree, Nukul ^a   Prommee, Pipat ^a   Chaisayun, Ittipong ^b  

^a KING MONGKUT'S INSTITUTE OF TECHNOLOGY LADKRABANG   (Thailand)

^b South East Asia University   (Thailand)

Author keywords

[No Author keywords available]

Indexed keywords

ADAPTIVE FILTERING; CARRIER MOBILITY; CIRCUIT THEORY; CMOS INTEGRATED CIRCUITS; COMPUTER SIMULATION; ELECTRIC POTENTIAL; HARMONIC DISTORTION; LINEAR EQUATIONS; MOS DEVICES; TRANSISTORS;

ADAPTIVE FILTERS; ANALOG MULTIPLIERS; MOBILITY REDUCTION; VOLTAGE SOURCES;

MULTIPLYING CIRCUITS;

EID: 21844454760     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (13)

1. J.S. Pena-Finol, J.A. Connelly, "A MOS four-quadrant analog multiplier using the quarter-square technique," IEEE J. Solid State Circuits, vol.SC-22, no.6, pp. 1064-1073, Dec. 1987.
2. H. Song, C. Kim, "An MOS four-quadrant analog multiplier using simple two-input squaring circuits with source followers," IEEE J. Solid-State Circuits, vol. 25, no.3, pp.841-848, June 1990.
3. C.W. Kim, S.B. Park, "A design and implementation of a new four-quadrant MOS analog multiplier," Analog Integrated Signal Circuits and Signal Processing, vol.25, no.3, pp.95-103, April 1992.
4. S.-I. Liu, C.C. Chang, "CMOS analog divider and four-quadrant multiplier using pool circuits," IEEE J. Solid-State Circuits, vol. 30, no.9, pp. 1025-1029, Sept. 1995.
5. K. Bult, H. Wallinga, "A CMOS four-quadrant analog multiplier," IEEE J. Solid-State Circuits, vol. SC-21, no.3, pp.430-435, June 1986.
6. E. Seevinck, R.F. Wassenaar, "A versatile CMOS linear transconductor/square-law function circuit," IEEE J. Solid-State Circuits, vol. SC-22, no.3, pp.366-377, Sept. 1987.
7. Z. Wang, "A CMOS four-quadrant analog multiplier with single-ended voltage output and improved temperature performance," IEEE J. Solid-State Circuits, vol.26, no.9, pp. 1293-1301, Sept. 1991.
8. E. Ibaragi, A. Hyogo, K. Sekine, "A CMOS analog multiplier free from mobility reduction and Body effect," IEICE Trans. Fundamental, vol. E86-A, no.2, pp.327-334, Feb. 1999.
9. C. Able, S. Sakurai, F. Larsen, M. Ismail, "Four-quadrant CMOS/BiCMOS multiplier using linear-region MOS transistors," 1994 Proc. IEEE ISCAS, vol.5, pp.273-276, 1994.
10. N. Takai, A. Hyogo, K. Sekine, "Nonlinear characteristics in a low voltage CMOS-OTA using MOSFET in the resistance region," Proc. NOLTA '93, vol.4, pp. 1273-1240, Dec. 1993.
11. Y. Igarashi, A. Hyogo, K. Sekine, "Design of very low-distortion, four-quadrant analog multiplier-type COS-OTA considering variation of mobility according to the gate voltage," Electronics and Communications in Japan, Part 2, vol.77, no.7, pp. 142-154, July 1994.
12. S.-I. Liu, Y.S. Hwang, "CMOS four-quadrant multiplier using bais feedback techniques," IEEE J. Solid-State Circuits, vol.29, no.6, pp.750-752, June 1995.
13. S. Wong and C.A.T. Salama, "Impact of scaling on MOS analog performance," IEEE J. Solid-State Circuits, vol.18, pp. 106-114, Feb. 1983.