The systolic ring: A dynamically reconfigurable architecture for embedded systems

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

Volumn 2147, Issue , 2001, Pages 409-419

  Sassatelli, Gilles ^a   Torres, Lionel ^a   Galy, Jerome ^a   Cambon, Gaston ^a   Diou, Camille ^a  

^a LIRMM   (France)

Author keywords

[No Author keywords available]

Indexed keywords

APPLICATION SPECIFIC INTEGRATED CIRCUITS; COMPUTATION THEORY; EMBEDDED SYSTEMS; MICROPROCESSOR CHIPS; NETWORK ARCHITECTURE; RECONFIGURABLE ARCHITECTURES; SYSTEM-ON-CHIP; TELEPHONE CIRCUITS;

COMPUTING EFFICIENCY; CRITICAL CONSTRAINTS; DYNAMICALLY RECONFIGURABLE ARCHITECTURE; DYNAMICALLY RECONFIGURABLE NETWORK; EFFICIENT ARCHITECTURE; MOBILE SYSTEMS; NETWORK TECHNOLOGIES; THIRD GENERATION;

INFORMATION MANAGEMENT;

EID: 21644438555     PISSN: 03029743     EISSN: 16113349     Source Type: Journal    
DOI: 10.1007/3-540-44687-7_42     Document Type: Article

References (14)

1. Stephen Brown and J. Rose, "Architecture of FPGAs and CPLDs: A Tutorial," IEEE Design and Test of Computers, Vol. 13, No. 2, pp. 42-57, 1996
2. M. Gokhale et al, "Building and Using a Highly Parallel Programmable Logic Array," IEEE Computer, pp. 81-89, Jan. 1991
3. W. H. Mangione-Smith et al, "Seeking Solutions in Configurable Computing," IEEE Computer, pp. 38-43, December 1997
4. J. R. Hauser and J. Wawrzynek, "Garp: A MIPS Processor with a Re-configurable Coprocessor," Proc. of the IEEE Symposium on FPGAs for Custom Computing Machines, 1997
5. A. Abnous, C. Christensen, J. Gray, J. Lenell, A. Naylor and N. Bagherzadeh, " Design and Implementation of the Tiny RISC microprocessor," Microprocessors and Microsystems, Vol. 16, No. 4, pp. 187-94, 1992
6. C. Hsieh and T. Lin, " VLSI Architecture For Block-Matching Motion Estimation Algorithm," IEEE Trans. on Circuits and Systems for Video Technology, vol. 2, pp. 169-175, June 1992.
7. N. Ahmed, T. Natarajan, and K.R. Rao, "Discrete cosine transform," IEEE Trans. On Computers, vol. C-23, pp. 90-93, Jan 1974
8. ISO/IEC JTC1 CD 10918. Digital compression and coding of continuous-tone still images. part 1, requirements and guidelines, ISO, 1993 (JPEG)
9. ISO/IEC JTC1 CD 13818. Generic coding of moving pictures and associated audio: video, ISO, 1994 (MPEG-2 standard)
10. Challenges for Adaptive Computing Systems, Defense and Advanced Research Projects Agency, at www.darpa.mil/ito/research/acs/challenges.html
11. Xilinx, the Programmable Logic Data Book, 1994
12. A. Bugeja and W. Yang, A Re-configurable VLSI Coprocessing System for the Block Matching Algorithm., IEEE Trans. On VLSI systems, vol. 5, September 1997.
13. Intel Application Notes for Pentium MMX, http://developer.intel.com/
14. C. Diou, M. Robert, L. Torres, "A Wavelet Core for Video Processing", ICIP2000, IEEE Signal Processing Society 2000 International Conference on Image Processing, Vancouver, September 10 - 13, 2000, pp 35-40.