A flexible and high-reliable HW/SW Co-design method for real-time embedded systems

Proceedings - Real-Time Systems Symposium

Volumn , Issue , 2004, Pages 437-446

  Kitani, Tomoya ^a   Takamoto, Yoshifumi ^a   Yasumoto, Keiichi ^b   Nakata, Akio ^a   Higashino, Teruo ^a  

^a OSAKA UNIVERSITY   (Japan)

^b NARA INSTITUTE OF SCIENCE AND TECHNOLOGY   (Japan)

Author keywords

High level synthesis; HW SW co design; Parametric model checking; Real time systems

Indexed keywords

HIGH-LEVEL SYNTHESIS; HW/SW CO-DESIGN; PARAMETER CONDITIONS; PARAMETRIC MODEL CHECKING;

CELLULAR TELEPHONE SYSTEMS; COMPUTER HARDWARE; COMPUTER SOFTWARE; DATA COMMUNICATION SYSTEMS; EMBEDDED SYSTEMS; FIELD PROGRAMMABLE GATE ARRAYS; LOGIC GATES; MATHEMATICAL MODELS; MATHEMATICAL OPERATORS; OPTICAL DESIGN; TELECOMMUNICATION NETWORKS; TIMING CIRCUITS;

REAL TIME SYSTEMS;

EID: 21644435560     PISSN: 10528725     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/REAL.2004.6     Document Type: Conference Paper

References (16)

1. R. Alur, T. A. Henzinger and M. Y. Vardi, "Parametric real-time reasoning", Proc. 25th ACM Symp. on Theory of Computing (STOC'93), pp.592-601 (1993).
2. T. Bolognesi and F. Lucidi, "LOTOS-like process algebras with urgent or timed interactions", Formal Description Techniques, IV, IFIP, Elsevier Science Publishers B.V.(North-Holland), pp.249-264 (1992).
3. T. Bultan, R. Gerber and W. Pugh, "Symbolic model checking of infinite state systems using presburger arithmetic", Proc. of Int'l. Conf. on Computer Aided Verification (CAV'97), LNCS 1254, pp.400-411 (1997).
4. B. P. Dave and N. K. Jha, "CASPER: Concurrent Hardware-Software Co-Synthesis of Hard Real-Time Aperiodic and Periodic Specifications of Embedded System Architectures", Proc. of 1998 Design Automation and Test in Europe (DATE '98), pp. 118-125 (1998).
5. HyPerformix Workbench, http://www.hyperformix.com/products/workbench.htm
6. T. A. Henzinger, P-H. Ho and H. Wong-Toi, "HYTECH: A Model Checker for Hybrid Systems", Int'l. Journal on Software Tools for Technology Transfer, Vol.1, No.1-1, pp.110-122 (1997).
7. C-J. Hou and K. G. Shin, "Allocation of Periodic Task Modules with Precedence and Deadline Constraints in Distributed Real-Time Systems", IEEE Trans. on Computer, Vol.46, No. 12, pp.1338-1356 (1997).
8. ISO, "Information Processing System, Open Systems Interconnection LOTOS", ISO 8807 (1989).
9. ISO/IEC, "Information Technology - E-LOTOS", ISO/IEC DIS 15437 (2001).
10. C. Kant, T. Higashino and G. von Bochmann, "Deriving Protocol Specifications from Service Specifications Written in LOTOS", Distributed Computing, Vol.10, No.1, pp.29-47 (1997).
11. H. Katagiri, K. Yasumoto, A. Kitajima, T. Higashino and K. Taniguchi, "Hardware Implementation of Communication Protocols Modeled by Concurrent EFSMs with Multi-Way Synchronization", Proc. of 37th Design Automation Conf. (DAC'2000), pp.762-767 (2000).
12. H. Katagiri, M. Kirimura, K. Yasumoto, T. Higashino and K. Taniguchi, "Hardware Implementation of Concurrent Periodic EFSMs", Proc. of Joint Int'l. Conf. on 13th Formal Description Techniques and 20th Protocol Specification, Testing, and Verification (FORTE/PSTV2000), pp.285-300 (2000).
13. T. Meyerowitz, C. Pinello, and A. Sangiovanni-Vincentelli, "A Tool for Describing and Evaluating Hierarchical Real-Time Bus Scheduling Policies", Proc. of 40th Design Automation Conf. (DAC'2003), pp.312-317 (2003).
14. A. Nakata and T. Higashino, "Deriving Parameter Conditions for Periodic Timed Automata Satisfying Real-Time Temporal Logic Formulas", Proc. of 21st IFIP Int'l. Conf. on Formal Techniques for Networked and Distributed Systems (FORTE2001), pp. 151-166 (2001).
15. C. A. Vissers, G. Scollo, M. v. Sinderen and E. Brinksma, "Specification Styles in Distributed Systems Design and Verification", Theoretical Computer Science, Vol.89, No.1, pp.179-206 (1991).
16. F. Wang, "Parametric timing analysis for real-time systems", Information and Computation, Vol.130, No.2, pp. 131-150 (1996).