Design issues for monolithic DC-DC converters

IEEE Transactions on Power Electronics

Volumn 20, Issue 3, 2005, Pages 639-649

  Musunuri, Surya ^a   Chapman, Patrick L ^a   Zou, Jun ^a   Liu, Chang ^a  

^a UNIVERSITY OF ILLINOIS AT URBANA CHAMPAIGN   (United States)

Author keywords

DC DC converters; Integrated power circuits and spiral inductor design

Indexed keywords

CAPACITORS; CMOS INTEGRATED CIRCUITS; ELECTRIC INDUCTORS; MICROMACHINING; MOSFET DEVICES; POWER INTEGRATED CIRCUITS;

PLASTIC DEFORMATION MAGNETIC ASSEMBLY; SPIRAL INDUCTOR DESIGN;

POWER CONVERTERS;

EID: 19144363341     PISSN: 08858993     EISSN: None     Source Type: Journal    
DOI: 10.1109/TPEL.2005.846527     Document Type: Article

References (16)

1. L. Geng, Z. Chen, and J. Liu, "Design of a hybrid monolithic switched capacitor dc step-up converter," in Proc 3rd Int. Power Electronics Motion Control Workshop, vol. 1, 2000, pp. 263-266.
2. J. Liu, Z. Chen and Z. Du, "A new design of power supplies for pocket computer systems," IEEE Trans. Ind. Electron., vol. 45, no. 2, pp. 228-235, Apr. 1998.
3. S. Musunuri and P. L. Chapman, "Optimization issues for fully-integrated CMOS dc-dc converters," in Proc. Conf. Record IEEE Industrial Applications Society Annu. Conf., 2002, pp. 2405-2410.
4. E. McShane and K. Shenai, "A CMOS monolithic 5 MHz, 5 V, 250mA, 56% efficiency switch-mode boost converter with dynamic PWM for embedded power management," in Proc. Conf. Record Industry Applications Society Annu. Conf., 2001, pp. 653-657.
5. A. Abedinpour, A. Trivedi, and K. Shenai, "DC-DC power converter for monolithic implementation," in Proc, Conf. IEEE Industry Applications Soc. Annu. Meeting, 2000, pp. 2471-2475.
6. J. Zou, J. Chen, C. Liu, and J. Schutt-Aine, "Plastic Deformation Magnetic Assembly (PDMA) of out-of-plane microstructures: technology and application," J. Microelectromech. Syst., vol. 10, no.2, pp. 302-309, Jun.
7. S. Musunuri, P. L Chapman, J. Zou, and C. Liu, "Inductor design for monolithic dc-dc converters," in Proc. Conf. IEEE 34th Annu. Power Electronics Specialists Conf., Jun. 2003, pp. 227-232.
8. S. Musunuri, P. L. Chapman and P. L. Chapman, "Multi-layer spiral inductor design for monolithic dc-dc converters," in Proc. IEEE Industry Applications Soc. Annu. Conf., 2003, 1270-1275.
9. C. P. Yue and S. S. Wong, "Design strategy of on-chip inductors for highly integrated RF systems," in Proc. 36th Design Automation Conf., 1999, pp. 982-987.
10. F. W. Grover, Inductance Calculations. Princeton, NJ: Van Nostrand, 1946.
11. H. Greenhouse, "Design of planar rectangular microelectronic inductors," IEEE Trans. Parts, Hybrids, Packag., vol. 10, no. 2, pp. 101-109. 1974.
12. S. S. Mohan, M. Hershenson, S. P. Boyd, and T. H. Lee, "Simple and accurate expressions for planar spiral inductances," IEEE J. Solid-State Circuits, vol. 34, no. 10, pp. 1419-1424, Oct. 1999.
13. C. P. Yue and S. S. Wong, "Physical modeling of spiral inductors on silicon," IEEE Trans. Electron Devices, vol. 47, no. 3, pp. 560-568, Mar. 2000.
14. J. M. Lopez-Villegas, J. Samitier, C. Cane, P. Losantos, and J. Bausells, "Improvement of the quality factor of RF integrated inductors by layout optimization," IEEE Trans. Microw. Theory Tech., vol. 48, no. 1, pp. 76-83, Jan. 2000.
15. N. Weste and K. Eshraghian, Principles of CMOS VLSI Design. Reading, MA: Addison-Wesley, 1992.
16. (2005) The MOSIS Service. [Online] Available: http://www.mosis.org