Random walk based heuristic algorithms for distributed memory model checking

Electronic Notes in Theoretical Computer Science

Volumn 89, Issue 1, 2003, Pages 51-67

  Sivaraj, Hemanthkumar ^a   Gopalakrishnan, Ganesh ^a  

^a Department of Electrical and Computer Engineering   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ALGORITHMS; BENCHMARKING; DIGITAL LIBRARIES; DISTRIBUTED COMPUTER SYSTEMS; HEURISTIC METHODS; RANDOM PROCESSES; STORAGE ALLOCATION (COMPUTER); TELECOMMUNICATION NETWORKS;

DISTRIBUTED MEMORY MODEL CHECKING; HEURISTIC ALGORITHMS; RANDOM WALK; SAFETY MODEL-CHECKING;

COMPUTER SCIENCE;

EID: 18944398809     PISSN: 15710661     EISSN: None     Source Type: Journal    
DOI: 10.1016/S1571-0661(05)80096-9     Document Type: Conference Paper

References (33)

1. 0-In Inc., http://www.0-in.com.
2. Aggarwal S., Alonso R., Courcoubetis C. Distributed reachability analysis for protocol verification environments. Discrete Event Systems: Models and Applications, IIASA Conference. 1987;40-56
3. Barnat J., Brim L., Stribrna J. Distributed ltl model checking in spin. 8th International SPIN WorkshopLNCS. 2057:2001
4. Brim L., Cerna I., Krcal P., Pelanek R. Distributed ltl model checking based on negative cycle detection. Proceedings of the FSTTCS Conference. 2001;. Bangalore, India
5. Chatterjee P., Sivaraj H., Gopalakrishnan G. Shared memory consistency protocol verification against weak memory models: Refinement via model checking. Proceedings of the 14th International Conference on Computer Aided Verification (CAV'02), 1NCS. 2002
6. Clarke E., Grumberg O., Peled D. "Model Checking," 1999;MIT Press
7. Corbett J.C., Dwyer M.B., Hatcliff J., Laubach S., Pǎsǎ reanu Robby C.S., Zheng H. Bandera: extracting finite-state models from java source code. International Conference on Software Engineering. 2000;439-448
8. Courcoubetis C., Vardi M., Wolper P., Yannakakis M. Memory efficient algorithms for the verification of temporal properties. 1:1992;275-288
9. Dill David L. The murphi verification system. Alur Rajeev, Thomas A Henzinger. Proceedings of the Eighth International Conference on Computer Aided Verification CAV, LNCS. 1102:1996;390-393
10. Ernst M.D., Cockrell J., Griswold W.G., Notkin D. Dynamically discovering likely program invariants to support program evolution. IEEE Transactions on Software Engineering 27. 2001;99-123
11. Ganani M., Gupta A., Yang Z., Ashar P. Efficient distributed sat and satbased distributed bounded model checking, to Appear in the Charme 2003 Conference. 2003
12. Gropp W., Lusk E., Doss N., Skjellum A. High-performance, portable implementation of the MPI Message Passing Interface Standard. Parallel Computing 22. 1996;789-828
13. Grumberg O., Heyman T., Schuster A. Distributed symbolic model checking for the mu-calculus. International Conference on Computer Aided Verification. 2001;. Paris
14. Gulwani S., Necula G.C. Discovering affine equalities using random interpretation. Proceedings of the 30th ACM SIGPLAN-SIGACT symposium on Principles of programming languages. 2003;74-84
15. Haslum P. Model checking by random walk. Proceedings of ECSEL Workshop. 1999
16. Heyman T., Geist D., Grumberg O., Schuster A. Achieving scalability in parallel reachability analysis of very large circuits, 12th International Conference on Computer Aided Verification. LNCS. 1855:2000;20-35
17. Holzmann G., Peled D., Yannakakis M. On nested depth-first search. Proceedings of 2nd SPIN Workshop. 1996;Rutgers University, New Brunswick, NJ
18. Holzmann G.J. The model checker SPIN. IEEE Transactions on Software Engineering. 23:1997;279-295
19. Jones M., Sorber J. Using idle workstations to find ltl property violations. Technical Report FV-001, Laboratory for Applied Logic, Brigham Young University. 2002
20. Kumar N., Vemuri R. Finite state machine verification on mimd machines. European Design Automation Conference. 1992;514-520
21. Lamport L. Specifying concurrent systems with TLA+. Calculational System Design. 1999
22. Lerda F., Sisto R. Distributed-memory model checking with spin. 6th International SPIN Workshop LNCS. 1680:1999
23. Mihail M., Papademitriou C. On the random walk method of protocol testing, Proceedings of the 5th Workshop on Computer Aided Verification. LNCS. 818:1994;132-141
24. Moskewicz M.W., Madigan C.F., Zhao Y., Zhang L., Malik S. Chaff: Engineering an Efficient SAT Solver. Proceedings of the 38th Design Automation Conference (DAC'01). 2001
25. Pacheco P. "Parallel Programming with MPI," Morgan Kaufmann, iSBN 1-55860-339-5. 1996
26. Ranjan R., Sanghavi J., Brayton R., Sangiovanni-Vincentelli A. Binary decision diagrams on network of workstations. International Conference on Computer Design. 1996;358-364
27. Reif J. Depth-first search is inherently sequential. 20:1985;229-234
28. Stern U., Dill D.L. Parallelizing the murphi verifier. Computer Aided Verification. 1997;256-278
29. Stornetta T. "Implementation of an efficient parallel BDD package," Master's thesis, University of California at Santa Barbara. 1995
30. Stornetta T., Brewer F. Implementation of an efficient parallel bdd package. 33rd Design Automation Conference. 1996;641-644
31. Swanson M., Stoller L., Carter J. Making distributed shared memory simple, yet efficient. Proceedings of the Third International Workshop on High-Level Parallel Programming Models and Supportive Environments (HIPS'98). 1998;. Orlando, Florida, USA
32. Visser W., Havelund K., Brat G., Park S. Java pathfinder - second generation of a java model checker. 2000
33. West C. Protocol validation in complex systems. Symposium Proceedings on Communications Architecture and Protocols. 1989;303-312. Austin, Texas, USA