Universal HSPICE model for chalcogenide based phase change memory elements

Proceedings 2004 Non-Volatile Memory Technology Symposium, NVMTS 2004

Volumn , Issue , 2004, Pages 88-91

  Wei, X Q ^a   Shi, L P ^a   Rajan, W ^b   Zhao, R ^a   Quek, B S ^b   Miao, X S ^a   Chong, T C ^a  

^a DATA STORAGE INSTITUTE   (Singapore)

^b INSTITUTE OF MICROELECTRONICS   (Singapore)

Author keywords

Chalcogeinde based Phase Change RAM (CRAM); HSpice macromodel; Nonvolatile Memory (NVM)

Indexed keywords

CHALCOGEINDE BASED PHASE CHANGE RAM (CRAM); HSPICE MACROMODEL; NONVOLATILE MEMORY (NVM); PHYSICAL MODELS;

COMPUTER PROGRAMMING; COMPUTER SIMULATION; CRYSTALLINE MATERIALS; CRYSTALLIZATION; DATA ACQUISITION; ENERGY UTILIZATION; MATHEMATICAL MODELS; RANDOM ACCESS STORAGE;

DATA STORAGE EQUIPMENT;

EID: 18844380171     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (7)

1. Jon Maimon, Ed Spall, Robert Quinn, Steven Schnur, "Chalcogenide- Based Non-Volatile Memory Technology," Aerospace Conf., IEEE proceedings, vol. 5, 2001, pp. 2289-2294.
2. R.A. Cobly, C.D. Wright, "Spice Modelling of PCRAM devices" IEE. Proc.-Sci. Meas. Technol., Vol.150, No.5, Sep. 2003, pp.237-239 Belmont, CA: Wadsworth, 1993, pp. 123-135.
3. S.Ovshinsky, "Reversible Electrical Switching Phenomena in Disordered Structures", Phys. Rev. Lett., Vol. 21, No.20, Nov.1968, pp. 1450-1453
4. G. Wicker, Ph.D. Dissertation, Wayne State University, Detroit, MI, 1996
5. J. Alvin Connelly, Pyung Choi, Macromodelling with SPICE. Prentice-Hall International, Inc., 1991, ch. 3
6. J.M. Rabaey, A. Chandrakasan, B. Nikolic, Digital Integrated Circuit - A Design Perspective, Prentice Hall, 2003
7. T. Haraszti, CMOS Memory Circuits, Kluwer Academic Publisher, 2000