Machine path generation for the SIS process

Robotics and Computer-Integrated Manufacturing

Volumn 20, Issue 3, 2004, Pages 167-175

  Asiabanpour, Bahram ^a   Khoshnevis, Behrokh ^b  

^a TEXAS STATE UNIVERSITY   (United States)

^b University of Southern California ^*  (United States)

Author keywords

CAD CAM; NC path; Rapid prototyping; SIS

Indexed keywords

ALGORITHMS; COMPUTER AIDED DESIGN; COMPUTER AIDED MANUFACTURING; COMPUTER SIMULATION; DATA STORAGE EQUIPMENT; RAPID PROTOTYPING; ROBOTICS; SINTERING;

NC PATH; SELECTIVE INHIBITION OF SINTERING (SIS);

MOTION PLANNING;

EID: 1842843014     PISSN: 07365845     EISSN: None     Source Type: Journal    
DOI: 10.1016/j.rcim.2003.10.005     Document Type: Article

References (13)

1. Riberio F, Norrish J. Making components with controlled metal deposition. ISIE'97-Guimaraes, Portugal, 1997.
2. Petzold R, Zeilhofer MF, Kalender WA. Rapid prototyping technology in medicine- basic and applications, Comput. Med. Imaging Graphics 1999;23:277-84.
3. Peckitt N. Maxillofacial surgeon, Computer Gen Implants Ltd. www.maxfac.com/streosc.htm .
4. Wai H. RP in art and conceptual design. Rapid Prototyping J. 7(4):2001;217-219.
5. Kulkarni P., Marsan A., Dutta D. A review of process planning techniques in layered manufacturing. Rapid Prototyping J. 6(1):2000;18-35.
6. Dolenc A., Makila I. Slicing procedures for layered manufacturing techniques. Comput Aided Design. 26(2):1994;119-126.
7. Jamieson R., Hacker H. Direct slicing of CAD models for rapid prototyping. Rapid Prototyping J. 1(2):1995;4-12.
8. Rajagopalan M. An approach to CAD interface for stereolithography using non-uniform rational B-splines. MS thesis, Clemson University, Clemson, SC, 1992.
9. Choi S.H., Kwok K.T. A tolerant slicing algorithm for layered manufacturing. Rapid Prototyping J. 8(3):2002;161-179.
10. Choi SH, Kwok KT. A memory efficient slicing algorithm for large STL files. Solid Freeform Fabrication Symposium, The University of Texas at Austin, Austin, TX, 1999.
11. Leong K.F., Chan C.K., Ng Y.M. A study of stereolithography file errors and repair. Int. J Adv Manuf Technol. 12(6):1996;407-414.
12. Asiabanpour B, Khoshnevis B. A new memory efficient tool path generation method for applying very large STL files in vector-by-vector rapid prototyping processes. Computers and Industrial Engineering Conference, San Francisco, CA, 2003.
13. Khoshnevis B, Asiabanpour B, Mojdeh M, Koraishy B, Palmer K, Deng Z. SIS - a new SFF method based on powder sintering. 13th International Symposium on Solid Freeform Fabrication, Austin, TX, 2002.