|
Volumn 5205, Issue , 2003, Pages 282-290
|
Interleaver design for high speed turbo decoders
|
Author keywords
High speed turbo decoder; Interleaver design; Parallel processing; Turbo code
|
Indexed keywords
ALGORITHMS;
BIT ERROR RATE;
CHANNEL CAPACITY;
DECODING;
TURBO CODES;
INTERLEAVER DESIGN;
SHANNON CAPACITY;
TURBO DECODERS;
SIGNAL ENCODING;
|
EID: 1842450904
PISSN: 0277786X
EISSN: None
Source Type: Conference Proceeding
DOI: 10.1117/12.504386 Document Type: Conference Paper |
Times cited : (2)
|
References (8)
|