메뉴 건너뛰기




Volumn 4, Issue , 2003, Pages

A 5th order Volterra study of a 30 W LDMOS power amplifier

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER SIMULATION; ELECTRIC CURRENTS; ELECTRIC IMPEDANCE; HARMONIC ANALYSIS; MOSFET DEVICES; POLYNOMIALS; TRANSCONDUCTANCE;

EID: 17644436242     PISSN: 02714310     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper
Times cited : (17)

References (8)
  • 5
    • 0026394514 scopus 로고
    • 16-term error model and calibration procedure for on-wafer network analysis measurements
    • J. V. Butler et al: 16-term error model and calibration procedure for on-wafer network analysis measurements. IEEE Trans. on MTT, 39(12) 1991. pp.2211-2217.
    • (1991) IEEE Trans. on MTT , vol.39 , Issue.12 , pp. 2211-2217
    • Butler, J.V.1
  • 6
    • 0036063377 scopus 로고    scopus 로고
    • Extraction of a polynomial LDMOS model for distortion simulations using small-signal S-parameter measurements
    • vol.3
    • Vuolevi, J.; Aikio, J.; Rahkonen, T., Extraction of a polynomial LDMOS model for distortion simulations using small-signal S-parameter measurements, Microwave Symposium Digest, 2002 IEEE MTT-S International, Volume: 3, 2002, Page(s): 2157-2160 vol.3
    • (2002) Microwave Symposium Digest, 2002 IEEE MTT-S International , vol.3 , pp. 2157-2160
    • Vuolevi, J.1    Aikio, J.2    Rahkonen, T.3
  • 8
    • 0036287226 scopus 로고    scopus 로고
    • A 5th order multi-tone Volterra simulator with component-level output, circuits and systems, 2002
    • Heiskanen, A.; Rahkonen, T., A 5th Order Multi-tone Volterra Simulator with Component-level Output, Circuits and Systems, 2002. ISCAS 2002. IEEE International Symposium on, Volume: 3, 2002 Page(s): 591-594.
    • (2002) ISCAS 2002. IEEE International Symposium on , vol.3 , pp. 591-594
    • Heiskanen, A.1    Rahkonen, T.2


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.