Two high-speed optical front-ends with integrated photodiodes in standard 0.18μm CMOS

ESSCIRC 2004 - Proceedings of the 30th European Solid-State Circuits Conference

Volumn , Issue , 2004, Pages 275-278

  Hermans, Carolien ^a   Leroux, Paul ^a   Steyaert, Michiel ^a  

^a UNIVERSITY OF LEUVEN   (Belgium)

Author keywords

[No Author keywords available]

Indexed keywords

CD-ROM; MATHEMATICAL MODELS; PHOTODETECTORS; PHOTODIODES; SEMICONDUCTOR LASERS; TOPOLOGY; TRANSCEIVERS;

DATA-COMMUNICATION; INTEGRATED PHOTODIODES; OPTICAL FRONT-ENDS; PHOTODIODE LAYOUT TOPOLOGY;

CMOS INTEGRATED CIRCUITS;

EID: 17644416121     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (7)

1. K. Kieschnick, H. Zimmerman, "High-Sensitivity BiC-MOS OEIC for Optical Storage Systems," IEEE J. Solid-State Circuits, vol. 38, no. 4, pp. 579-584, April 2003.
2. G. W. de Jong, J. R. M. Bergervoet, J. H. A. Brekelmans, J. F. P. van Mil, "A DC-to-250MHz Current Pre-Amplifier with Integrated Photo-Diodes in Standard CBiMOS, for Optical-Storage Systems," ISSCC Digest of Technical Papers, Feb. 2002, pp. 362-363.
3. T. K. Woodward, A. V. Krishnamoorthy, "1 Gbit/s CMOS Photoreceiver with integrated detector operating at 850nm," Electronics Letters, vol. 34, No. 12, pp. 1252-1253, June 1998.
4. C. Rooman, D. Coppée, M. Kuijk, "Asynchronous 250-Mb/s Optical Receivers with Integrated Detector in Standard CMOS Technology for Optocoupler Applications," IEEE J. Solid-state Circuits, vol. 35, no. 7, pp. 953-958, July 2000.
5. M. Bazes, "Two Novel Fully Complementary Self-Biased CMOS Differential Amplifiers," IEEE J. Solid-State Circuits, vol. 26, no. 2, pp. 165-168, February 1991.
6. S. Radovanovic, A. J. Annema, B. Nauta, "3Gb/s Monolithically Integrated Photodiode and Pre-amplifier in Standard 0.18μm CMOS," ISSCC Digest of Technical Papers, Feb. 2004, pp. 472-473.
7. J.-S. Choi, M.-S. Hwang, D.-K. Jeong, "A 0.18-μm CMOS 3.5-Gb/s Continuous-Time Adaptive Cable Equalizer Using Enhanced Low-Frequency Gain Control Method," IEEE J. Solid-state Circuits, vol. 39, no. 3, pp. 419-425, March 2004.