Fast bit-parallel GF(2n) multiplier for all trinomials

IEEE Transactions on Computers

Volumn 54, Issue 4, 2005, Pages 485-490

  Fan, Haining ^a   Dai, Yiqi ^a  

^a TSINGHUA UNIVERSITY   (China)

Author keywords

Finite field; Irreducible trinomial; Multiplication; Polynomial basis

Indexed keywords

COMPUTATIONAL COMPLEXITY; FINITE AUTOMATA; LOGIC GATES; MATRIX ALGEBRA; POLYNOMIALS; VECTORS;

FINITE FIELD; IRREDUCIBLE TRINOMIALS; MULTIPLIER; POLYNOMIAL BASIS;

MULTIPLYING CIRCUITS;

EID: 17644388075     PISSN: 00189340     EISSN: None     Source Type: Journal    
DOI: 10.1109/TC.2005.64     Document Type: Article

References (13)

1. B. Sunar and C.K. Koc, "Mastrovito Multiplier for All Trinomials," IEEE Trans. Computers, vol. 48, no. 5, pp. 522-527, May 1999.
2. T. Zhang and K.K. Parhi, "Systematic Design of Original and Modified Mastrovito Multipliers for General Irreducible Polynomials," IEEE Trans. Computers, vol. 50, no. 7, pp. 734-749, July 2001.
3. A. Halbutogullari and C.K. Koc, "Mastrovito Multiplier for General Irreducible Polynomials," IEEE Trans. Computers, vol. 49, no. 5, pp. 503-518, May 2000.
4. m)," Technical Report CORR 2003-19, Dept. of C&O, Univ. of Waterloo, Canada, July 2003.
5. H. Wu, "Bit-Parallel Finite Field Multiplier and Squarer Using Polynomial Basis," IEEE Trans. Computers, vol. 51, no. 7, pp. 750-758, July 2002.
6. H. Wu, M.A. Hasan, and I.F. Blake, "New Low-Complexity Bit-Parallel Finite Field Multipliers Using Weakly Dual Bases," IEEE Trans. Computers, vol. 47, no. 11, pp. 1223-1234, Nov. 1998.
7. H. Wu, "Montgomery Multiplier and Squarer for a Class of Finite Fields," IEEE Trans. Computers, vol. 51, no. 5, pp. 521-529, May 2002.
8. m)," Applied Algebra, Algebraic Algorithms and Error-Correcting Codes, T. Mora, ed. pp. 297-309, Berlin: Springer-Verlag, 1988.
9. C. Paar, "A New Architecture for a Parallel Finite Field Multiplier with Low Complexity Based on Composite Fields," IEEE Trans. Computers, vol. 45, no. 7, pp. 856-861, July 1996.
10. k)," Designs, Codes, and Cryptography, vol. 14, pp. 57-69, 1998.
11. F. Rodriguez-Henriquez and C.K. Koc, "Parallel Multipliers Based on Special Irreducible Pentanomials," IEEE Trans. Computers, vol. 52, no. 12, pp. 1535-1542, Dec. 2003.
12. m)," Proc. IEEE Int'l Symp. Circuits and Systems, vol. 1, pp. 508-512, May 1999.
13. G. Seroussi, "Table of Low-Weight Binary Irreducible Polynomials," Technical Report HPL-98-135, Hewlett-Packard Laboratories, Palo Alto, Calif., Aug. 1998, http://www.hpl.hp.com/ techreports/98/HPL-98-135.html.