Reference idempotency analysis: A framework for optimizing speculative execution

SIGPLAN Notices (ACM Special Interest Group on Programming Languages)

Volumn 36, Issue 7, 2001, Pages 2-11

  Kim, Seon Wook ^a,c   Ooi, Chong Liang ^a   Eigenmann, Rudolf ^a   Falsafi, Babak ^b   Vijaykumar, T N ^a  

^a Purdue University   (United States)

^b CARNEGIE MELLON UNIVERSITY   (United States)

^c INTEL CORPORATION   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

EID: 17644376234     PISSN: 03621340     EISSN: None     Source Type: Journal    
DOI: 10.1145/568014.379547     Document Type: Article

References (13)

1. U. Banerjee. Dependence Analysis for Supercomputing. Kluwer. Boston, MA, 1988.
2. W. Blume, R. Doallo, R. Eigenmann, J. Grout, J. Hoeflinger, T. Lawrence, J. Lee, D. Padua, Y. Paek, B. Pottenger, L. Rauchwerger, and P. Tu. Parallel programming with Polaris. IEEE Computer, pages 78-82, Dec. 1996.
3. S. Gopal, T. Vijaykumar, J. E. Smith, and G. S. Sohi. Speculative versioning cache. In The Fourth IEEE Symposium on High-Performance Computer Architecture (HPCA-4), pages 195-205, Jan. 1998.
4. M. Gupta. Techniques for speculative run-time parallelization of loops. In International Conference on Supercomputing (ICS'98), 1998.
5. M. W. Hall, J. M. Anderson, S. P. Amarasinghe, B. R. Murphy, S.-W. Liao, E. Bugnion, and M. S. Lam. Maximizing multiprocessor performance with the SUIF compiler. IEEE Computer, pages 84-89, Dec. 1996.
6. L. Hammond, M. Willey, and K. Olukotun. Data speculation support for a chip multiprocessors. The Eighth ACM Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS'98), October 1998.
7. C.-L. Ooi, S. W. Kim, R. Eigenmann, B. Falsafi, and T. N. Vijaykumar. Multiplex: Unifying conventional and speculative thread-level parallelism on a chip multiprocessor. In Proceedings of the 2001 International Conference on Supercomputing, 2001.
8. L. Rauchwerger and D. Padua. The LRPD test: Speculative run-time parallelization of loops with privatization and reduction parallelization. Proceedings of the SIGPLAN'95 Conference on Programming Language Design and Implementation, June 1995.
9. G. S. Sohi, S. E. Breach, and T. N. Vijaykumar. Multiscalar processors. The 22th International Symposium on Computer Architecture (ISCA-22), pages 414-425, June 1995.
10. J. G. Steffan, C. B. Colohan, A. Zhai, and T. C. Mowry. A scalable approach to thread-level speculation. The 27th Annual International Symposium on Computer Architecture (ISCA-27), June 2000.
11. Sun Microsystems. MAJC architecture tutorial. White Paper, September 1999.
12. P. Tu and D. Padua. Automatic array privatization. In U. Banerjee, D. Gelernter, A. Nicolau, and D. Padua, editors, Proceedings of Sixth Workshop on Languages and Compilers for Parallel Computing, Portland, OR. Lecture Notes in Computer Science., volume 768, pages 500-521, August 1993.
13. T. N. Vijaykumar and G. S. Sohi. Task selection for a multiscalar processor. The 31st International Symposium on Microarchitecture (MICRO-31), December 1998.