메뉴 건너뛰기




Volumn 39, Issue 9, 2003, Pages 701-702

Analogue switch for very low-voltage applications

Author keywords

[No Author keywords available]

Indexed keywords

CMOS INTEGRATED CIRCUITS; THRESHOLD VOLTAGE; TRANSISTORS;

EID: 17544384539     PISSN: 00135194     EISSN: None     Source Type: Journal    
DOI: 10.1049/el:20030464     Document Type: Article
Times cited : (21)

References (4)
  • 1
    • 0028483735 scopus 로고
    • Switch-opamp: An approach to realize full CMOS switched-capacitor circuits at very low voltage supply voltages
    • CROLS, J., and STEYAERT, M.: 'Switch-opamp: an approach to realize full CMOS switched-capacitor circuits at very low voltage supply voltages', IEEE J. Solid-State Circuits, 1994, 29, (8), pp. 936-942
    • (1994) IEEE J. Solid-State Circuits , vol.29 , Issue.8 , pp. 936-942
    • Crols, J.1    Steyaert, M.2
  • 2
    • 0032664038 scopus 로고    scopus 로고
    • A 1.5 V, 10-bit, 14.3 MS/s CMOS pipeline analog-to-digital converter
    • ABO, M.A., and GRAY, P.R.: 'A 1.5 V, 10-bit, 14.3 MS/s CMOS pipeline analog-to-digital converter', IEEE J. Solid-State Circuits, 1999, 34, (5), pp. 599-606
    • (1999) IEEE J. Solid-State Circuits , vol.34 , Issue.5 , pp. 599-606
    • Abo, M.A.1    Gray, P.R.2
  • 4
    • 0031333312 scopus 로고    scopus 로고
    • A cascaded sigma-delta pipeline A/D converter with 1.25 MHz signal bandwidth and 89 dB SNR
    • BROOKS, T.L., ROBERTSON, D.H., KELLY, D.F., DEL MURO, A., and HARSTON, S.W.: 'A cascaded sigma-delta pipeline A/D converter with 1.25 MHz signal bandwidth and 89 dB SNR', IEEE J. Solid-State Circuits, 1997, 32, (12), pp. 1896-1906
    • (1997) IEEE J. Solid-State Circuits , vol.32 , Issue.12 , pp. 1896-1906
    • Brooks, T.L.1    Robertson, D.H.2    Kelly, D.F.3    Del Muro, A.4    Harston, S.W.5


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.