Platform-based MPEG-4 video encoder soc design

IEEE Workshop on Signal Processing Systems, SiPS: Design and Implementation

Volumn , Issue , 2004, Pages 251-256

  Chang, Yung Chi ^a   Chao, Wei Min ^a   Chen, Liang Gee ^a  

^a NATIONAL TAIWAN UNIVERSITY   (Taiwan)

Author keywords

[No Author keywords available]

Indexed keywords

BANDWIDTH; BIT ERROR RATE; COMPUTER ARCHITECTURE; COMPUTER HARDWARE; COMPUTER SOFTWARE; DATA REDUCTION; EMBEDDED SYSTEMS; IMAGE COMPRESSION; PERSONAL DIGITAL ASSISTANTS; REAL TIME SYSTEMS; SEARCH ENGINES; SIGNAL TO NOISE RATIO; STORAGE ALLOCATION (COMPUTER);

MEMORY ORGANIZATION; PREDICTIVE DIAMOND SEARCH; SYSTEM ARCHITECTURE; VIDEO ENCODER;

IMAGE CODING;

EID: 17044425038     PISSN: 15206130     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (8)

1. P. M. Kuhn and W. Stechele, "Complexity analysis of the emerging MPEG-4 standard as a basis for VLSI implementation," in International Conference on Visual Communications and Image Processing, 1998.
2. H. C. Chang, L. G. Chen, M. Y. Hsu, and Y. C. Chang, "Performance analysis and architecture evaluation of MPEG-4 video codec system," in IEEE International Symposium on Circuits and Systems (ISCAS), 2000, vol. 2, pp. 449-452.
3. A. Hatabu, T. Miyazaki, and I. Kuroda, "QVGA/CIF resolution MPEG-4 video codec based on a low-power and general-purpose DSP," in IEEE Workshop on Signal Processing Systems (SiPS), 2002, pp. 15-20.
4. H. Nakayama, T. Yoshitake, H. Komazaki, Y. Watanabe, H. Araki, K. Morioka, J. Li, L. Peilin, S. Lee, H. Kubosawa, and Y. Otobe, "An MPEG-4 Video LSI with an Error-Resilient Codec Core Based on a Fast Motion Estimation Algorithm," in IEEE International Solid-State Circuits Conference (ISSCC), 2002, vol. 1, pp. 368-474.
5. M. Takahashi, T. Nishikawa, M. Hamada, T. Takayanagi, H. Arakida, N. Machida, H. Yamamoto, T. Fujiyoshi, Y. Ohashi, O. Yamagishi, T. Samata, A. Asano, T. Terazawa, K. Ohmori, Y. Watanabe, H. Nakamura, S. Minami, T. Kuroda, and T. Furuyama, "A 60-MHz 240-mW MPEG-4 Videophone LSI with 16-Mb Embedded DRAM," IEEE Journal of Solid-State Circuit, vol. 35, no. 11, pp. 1713-1721, Nov 2000.
6. J. H. Park, I. K. Kim, S. M. Kim, S. M. Park, B. T. Koo, K. S. Shin, K. B. Seo, and J. J. Cha, "MPEG-4 Video Codec on an ARM core and AMBA," in Workshop and Exhibition on MPEG-4, 2001, pp. 95-98.
7. C. W. Hsu, W. M. Chao, Y. C. Chang, and L. G. Chen, "Cost-Effective Scheduling Of Texture Coding For MPEG-4 Video," IEEE International Conference on Multimedia and Expo(ICME'02), Aug 2002.
8. T. Sikora, "The MPEG-4 Video Standard Verification Model," IEEE Trans. on Circuits and Systems for Video Technology, vol. 7, no. 1, pp. 19-31, Feb 1997.