Data wordlength reduction for low-power signal processing software

IEEE Workshop on Signal Processing Systems, SiPS: Design and Implementation

Volumn , Issue , 2004, Pages 343-348

  Han, Kyungtae ^a   Evans, Brian L ^a   Swartzlander Jr , Earl E ^a  

^a The University of Texas at Austin   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

LINEAR FILTERS; SIGNAL PROCESSING SOFTWARE; SWITCHING ACTIVITY; WORDLENGTH REDUCTION;

CMOS INTEGRATED CIRCUITS; COMPUTER HARDWARE; DATA REDUCTION; ELECTRIC FILTERS; FAST FOURIER TRANSFORMS; PROGRAM PROCESSORS; SIGNAL PROCESSING; SIGNAL TO NOISE RATIO; SWITCHING CIRCUITS;

COMPUTER SOFTWARE;

EID: 17044394759     PISSN: 15206130     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/SIPS.2005.1579890     Document Type: Conference Paper

References (11)

1. A. P. Chandrakasan and R. W. Brodersen, "Minimizing power consumption in digital CMOS circuits," Proceedings of the IEEE, vol. 83, pp. 498-523, 1995.
2. Oscal T.-C. Chen, Sandy Wang, and Yi-Wen Wu, "Minimization of switching activities of partial products for designing low-power multipliers," IEEE Transactions on VLSI Systems, vol. 11, pp. 418-433, 2003.
3. V. Tiwari, S. Malik, and A. Wolfe, "Power analysis of embedded software: A first step towards software power minimization," in Proc. IEEE Int. Conf. on Computer-Aided Design, San Jose, CA, Nov. 1994, pp. 429-435.
4. M. T. Lee, V. Tiwari, S. Malik, and M. Fujita, "Power analysis and minimization techniques for embedded DSP software," IEEE Transactions on VLSI Systems, vol. 5, pp. 123-135, 1997.
5. A.D. Booth, "A signed binary multiplication technique," Quart. J. Mech. Appl. Math., vol. 4, pp. 236-240, 1951.
6. A. P. Chandrakasan, M. Potkonjak, J. Rabaey, and R. W. Brodersen, "Optimizing power using transformations," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 14, pp. 12-31, 1995.
7. H. Choi and W. P. Burleson, "Search-based wordlength optimization for VLSI/DSP synthesis," in Proc. IEEE Workshop on VLSI Signal Processing, Oct. 1994, vol. 7, pp. 198-207.
8. A. T. Erdogan and T. Arslan, "Low power multiplication scheme for FIR filter implementation on single multiplier CMOS DSP processors," IEE Electronics Letters, vol. 32, pp. 1959-1960, 1996.
9. Behrooz Parhami, Computer Arithmetic algorithm and hardware designs, Oxford University Press, 2000.
10. S. Kim and M. Papaefthymiou, "Reconfigurable low-energy multiplier for multimedia system design," in Proc. IEEE Workshop on VLSI, Apr. 2000, pp. 129-134.
11. C. S. Wallace, "A suggestion for a fast multiplier," IEEE Transactions on Computers, vol. 13, pp. 14-17, 1964.