A Configurable Hardware Scheduler for Real-Time Systems

Proceedings of the International Conference on Engineering of Reconfigurable Systems and Algorithms

Volumn , Issue , 2003, Pages 95-101

  Kuacharoen, Pramote ^a   Shalan, Mohamed A ^a   Mooney III, Vincent J ^a  

^a GEORGIA INSTITUTE OF TECHNOLOGY   (United States)

Author keywords

Configurable hardware scheduler; Hardware scheduler; Real time operating system; Real time systems; Scheduling algorithm

Indexed keywords

ALGORITHMS; COMPUTER ARCHITECTURE; COMPUTER HARDWARE; COMPUTER OPERATING SYSTEMS; QUALITY OF SERVICE; SCHEDULING;

CONFIGURABLE HARDWARE SCHEDULERS; HARDWARE SCHEDULERS;

REAL TIME SYSTEMS;

EID: 1642292672     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (17)

1. S. Moon, J. Rexford and K. Shin, "Scalable hardware priority queue architectures for high-speed packet switches," IEEE Transactions on Computer, vol. 49, no.11, pp.1215-1227, November 2000.
2. D. Picker and R. Fellman, "A VLSI priority packet queue with inheritance and overwrite," IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 3 no. 2, pp. 245-253, June 1995.
3. J. Stankovic, D. Niehaus and K. Ramamritham, "SpringNet: A Scalable Architecture for High Performance, Predictable and Distributed Real-Time Computing," University of Massachusetts, Amherst, Massachusetts, Tech. Rep. UM-CS-1991-074, 1991.
4. L. Lindh, "FASTHARD - A Fast Time Deterministic Hardware Based Real-Time Kernel," Proceedings of the Fourth Euromicro Workshop on Real-Time Systems, pp. 21-25, June 1992.
5. L. Lindh and F. Stanischewski, "FASTCHART - Idea and Implementation," Proceedings of the International Conference on Computer Design (ICCD), pp. 401-404, January 1991.
6. J. A. Stankovic et al., Deadline Scheduling for Real-Time Systems -EDF and Related Algorithms, Kulwer Academic Publications, New York, 1998.
7. Jean Labrosse, Micro C/OS: Real Time Kernal II: The Real-Time Kernel, R&D Books, Kansas, 1998.
8. B. Kim and K. Shin, "Scalable hardware earliest-deadline-first scheduler for ATM switching networks," Proceedings of the Real-time Systems Symposium, pp. 210-218, December 1997.
9. W. Burleson et al., "The Spring Scheduling Co-Processor: A Scheduling Accelerator," Proceedings of the International Conference on Computer Design (ICCD), pp. 140-144, October 1993.
10. J. Stankovic and K. Ramamritham, "The Spring Kernel: A New Paradigm for Real-Time Systems," IEEE Software, vol. 8, no. 3, pp. 62-72, May 1991.
11. J. Adomat et al., "Real-Time Kernel in Hardware RTU: A Step towards Deterministic and High-Performance Real-Time Systems," Proceedings of the 1996 Euromicro Workshop on Real-Time Systems, pp. 164-168, June 1996.
12. Xilinx, "Dynamic Reconfiguration," Application Note, 1997, http://www.xilinx.com/xapp/xapp093.pdf
13. Xilinx Vertex-II. Pro platform, http://www.xilinx.com/virtex2pro
14. Starcore, SC140 DSP Core Reference Manual, http://e-www.motorola.com/brdata/PDFDB/docs/MNSC140CORE.pdf
15. Verilog Preprocessor, http://www.surefirev.com/vpp/
16. Altera Excalibur, http://www.altera.com/products/devices/arm/arrn-index.html
17. MPC750 Fact sheet, http://e-www.motorola.com/brdata/PDFDB/docs/MPC750FACT.pdf