|
Volumn , Issue , 2004, Pages 69-70
|
Effectiveness of using supply voltage as back-gate bias in ground plane SOI MOSFET's
|
Author keywords
[No Author keywords available]
|
Indexed keywords
DIGITAL BODY BIASING (DBB);
FORWARD BODY BIASING (FBB);
FORWARD-BIASED JUNCTION CURRENTS;
GROUND PLANE (GP) SOI MOSFET;
CAPACITANCE;
CMOS INTEGRATED CIRCUITS;
COMPUTER SIMULATION;
ELECTRIC CURRENTS;
ELECTRIC GENERATORS;
ELECTRIC INSULATORS;
MOSFET DEVICES;
NATURAL FREQUENCIES;
SEMICONDUCTOR JUNCTIONS;
SILICON ON INSULATOR TECHNOLOGY;
THRESHOLD VOLTAGE;
|
EID: 16244389276
PISSN: 1078621X
EISSN: None
Source Type: Conference Proceeding
DOI: None Document Type: Conference Paper |
Times cited : (3)
|
References (6)
|