Reducing cache misses by application-specific re-configurable indexing

IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD

Volumn , Issue , 2004, Pages 125-130

  Patel, K ^c   Benini, L ^a   Macii, E ^c   Poncino, M ^b  

^a UNIVERSITY OF BOLOGNA   (Italy)

^b UNIVERSITY OF VERONA   (Italy)

^c NONE

Author keywords

[No Author keywords available]

Indexed keywords

APPLICATION-SPECIFIC CACHE OPTIMIZATION; CACHE INDEXING; MEMORY ACCESS PATTERNS; MEMORY ADDRESS;

ALGORITHMS; EMBEDDED SYSTEMS; ITERATIVE METHODS; MAPPING; OPTIMIZATION; POLYNOMIALS;

BUFFER STORAGE;

EID: 16244378884     PISSN: 10923152     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICCAD.2004.1382556     Document Type: Conference Paper

References (20)

1. A. Macii, L. Benini, M. Poncino, Memory Design Techniques for Low-Energy Embedded Systems, Kluwer Academic Publishers, 2002.
2. W. Wolf, M. Kandemir, "Memory System Optimization of Embedded Software," Proceedings of the IEEE, Vol. 91, No. 1, pp. 165-182, January 2003.
3. R. Enbody, H. Du, "Dynamic Hashing Schemes", ACM Computing Surveys vol. 20, no. 2, pp. 85-113, June 1988.
4. R. Balasubramonian, D. Albonesi, A. Buyuktosunoglu, S. Dwarkadas, "Memory Hierarchy Reconfiguration for Energy and Performance in General Purpose Processor Architectures," IEEE International Symposium on Microarchitecture, pp. 245-257, Dec. 2000.
5. P. Petrov, A. Orailoglu, "Towards Effective Embedded Processors in Codesigns: Customizable Partitioned Caches", CODES'01: IEEE Workshop on Hardware/Software Codesign, pp. 79-84, Apr. 2001.
6. T. Givargis, "Improved Indexing for Cache Miss Reduction in Embedded Systems," DAC-40: 40th ACM/IEEE Design Automation Conference, pp. 875-880, Jun. 2003.
7. J. M. Frailong, W. Jalby, J. Lenfant, "XOR-Schemes: A Flexible Data Organization in Parallel Memories," ICPP'85: International Conference on Parallel Processing, pp. 276-283, Aug. 1985.
8. B. R. Rau, "Pseudo-Randomly Interleaved Memory," ISCA'91: International Symposium on Computer Architecture, pp. 74-83, May 1991.
9. N. Topham, A. González. "Randomized Cache Placement for Eliminating Conflicts, IEEE Transactions on Computers, Vol. 48, No. 2, pp. 185-192, Feb. 1999.
10. C.-L. Su, C.-C. Teng, A. M. Despain, "A Study of Cache Hashing Functions for Symbolic Applications in Micro-Parallel Processors," ICPADS'94: International Conference on Parallel and Distributed Systems, pp. 530-537, Dec. 1994.
11. A. Seznec, "A Case for Two-Way Skewed-Associative Caches," ISCA '93: IEEE International Symposium on Computer Architecture, pp.169-178, May 1993.
12. A. Agarwal, S. D. Pudar, "Column-Associative Caches: A Technique for Reducing the Miss Rate of Direct-Mapped Caches, ISCA '93: International Symposium on Computer Architecture, pp.179-180, May 1993.
13. N. Jouppi, "Improving Direct-Mapped Cache Performance by the Addition of a Small Fully-Associative Cache and Pre-Fetch Buffer," ISCA'90: 17th International Symposium on Computer Architecture, pp. 364-373, Seattle, WA, May 1990.
14. R. Bryant, "Graph-Based Algorithms for Boolean Function Manipulation", IEEE Transactions on Computers, Vol. C-35, No. 8, pp. 79-85, 1986.
15. R. I. Bahar et al. "Algebraic Decision Diagrams and their Applications," Formal Methods in System Design, Vol. 10, pp. 171-206, 1997.
16. J. M. Rabaey, A. Chandrakasan, B. Nikolić Digital Integrated Circuits, Second Edition, Prentice-Hall, 2002.
17. M. D. Hill, J. Elder, DineroIV Trace-Driven Uniprocessor Cache Simulator, www.cs.wisc.edu/markhill/DineroIV, 1998.
18. A. Malik, B. Moyer, D. Cermak, "A Lower Power Unified Cache Architecture Providing Power and Performance Flexibility," ISLPED'00: International Symposium, on Low Power Electronics and Design, 2000, pp. 241-243.
19. T. Givargis, F. Vahid, "Platune: A Tuning Framework for System-on-a-Chip Platforms," IEEE Transactions on Computer Aided Design, Vol. 21, No. 11, Nov. 2002.
20. New Mexico State University TraceBase, tracebase.nmsu.edu.