Performance evaluation of two home-based lazy release consistency protocols for shared virtual memory systems s

2nd USENIX Symposium on Operating Systems Design and Implementation, OSDI 1996

Volumn , Issue , 1996, Pages

  Zhou, Yuanyuan ^a   Iftode, Liviu ^a   Li, Kai ^a  

^a Princeton University   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

COMMUNICATION PROCESSORS; HOME-BASED LAZY RELEASE CONSISTENCY PROTOCOLS; LAZY RELEASE CONSISTENCIES; OVERALL EXECUTION; PERFORMANCE AND SCALABILITIES; SCALABLE PERFORMANCE; SHARED VIRTUAL MEMORY; SPECIALIZED HARDWARE;

SYSTEMS ANALYSIS;

EID: 85084100127     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (31)

1. S. V. Adve, A. L. Cox, S. Dwarkadas, R. Rajamony, and W. Zwaenepoel. A Comparison of Entry Consistency and Lazy Release Consistency Implementation. In The 2nd IEEE Symposium on High-Performance Computer Architecture, February 1996 .
2. H.E. Bal, M.F. Kaashoek, and A.S. Tanenbaum. A Dis¬tributed Implementation of the Shared Data-Object Model. In USENIX Workshop on Experiences with Building Dis¬tributed and Multiprocessor Systems, pages 1—19, October 1989.
3. B.N. Bershad, M.J. Zekauskas, and W.A. Sawdon. The Midway Distributed Shared Memory System. In Proceedings of the IEEE COMPCON '93 Conference, February 1993.
4. R. Bianchini, L.I Kontothanassis, R. Pinto, M. De Maria, M. Abud, and CL. Amorim. Hiding Communication Latency and Coherence Overhead in Software DSMs. In The 6th International Conference on Architectural Support for Pro¬gramming Languages and Operating Systems, October 1996 .
5. M. Blumrich, K. Li, R. Alpert, C. Dubnicki, E. Feiten, and J. Sandberg. A Virtual Memory Mapped Network Interface for the SHRIMP Multicomputer. In Proceedings of the 21st Annual Symposium on Computer Architecture, pages 142— 153, April 1994.
6. Matthias Blumrich, Cezary Dubnick, Edward Feiten, and Kai Li. Protected, User-Level DMA for the SHRIMP Network Interface. In The 2nd IEEE Symposium on High-Performance Computer Architecture, February 1996.
7. Nanette J. Boden, Danny Cohen, Robert E. Felderman, Alan E. Kulawik, Charles L. Seitz, Jakov N. Seizovic, and Wen-King Su. Myrinet: A Gigabit-per-Second Local Area Network. IEEE Micro, 15(l):29-36, February 1995 .
8. J.B. Carter, J.K. Bennett, and W. Zwaenepoel. Imple¬mentation and Performance of Munin. In Proceedings of the Thirteenth Symposium on Operating Systems Principles, pages 152-164, October 1991.
9. A.L. Cox, S. Dwarkadas, P. Keleher, H. Lu, R. Rajamony, and W. Zwaenepoel. Software Versus Hardware Shared-Memory Implementation: A Case Study. In Proceedings of the 21st Annual Symposium on Computer Architecture, pages 106— 117, April 1994.
10. C. Dubnicki, L. Iftode, E.W. Feiten, and K. Li. Software Support for Virtual Memory-Mapped Communication. In Proceedings of the 10th International Parallel Processing Symposium, April 1996.
11. E.W. Feiten, R.D. Alpert, A. Bilas, M.A. Blumrich, D.W. Clark, S. Damianakis, C. Dubnicki, L. Iftode, and K. Li. Early Experience with Message-Passing on the SHRIMP Mul¬ticomputer. In Proceedings of the 23rd Annual Symposium on Computer Architecture, May 1996.
12. K. Gharachorloo, D. Lenoski, J. Laudon, P. Gibbons, A. Gupta, and J. Hennessy. Memory Consistency and Event Ordering in Scalable Shared-Memory Multiprocessors. In Proceedings of the 11th Annual Symposium on Computer Architecture, pages 15—26, May 1990 .
13. R. Gillett, M. Collins, and D. Pimm. Overview of Network Memory Channel for PCI. In Proceedings of the IEEE Spring COMP CON 7 96, February 1996.
14. M. Homewood and M. McLaren. Meiko CS-2 Interconnect Elan-Elite Design. In Proceedings of Hot Interconnects, August 1993.
15. L. Iftode, C. Dubnicki, E. W. Feiten, and Kai Li. Improving Release-Consistent Shared Virtual Memory using Automatic Update. In The 2nd IEEE Symposium on High-Performance Computer Architecture, February 1996.
16. L. Iftode, J. P. Singh, and Kai Li. Understanding Application Performance on Shared Virtual Memory. In Proceedings of the 23rd Annual Symposium on Computer Architecture, May 1996.
17. L. Iftode, J.P. Singh, and K. Li. Scope Consistency: a Bridge Between Release Consistency and Entry Consistency. In Proceedings of the 8th Annual ACM Symposium on Parallel Algorithms and Architectures, June 1996.
18. i860™ XP Microprocessor. Programmer's Reference Man¬ual, 1991.
19. K.L. Johnson, M.F. Kaashoek, and D.A. Wallach. CRL: High-Performance All-Software Distributed Shared Memory. In Proceedings of the Fifteenth Symposium on Operating Systems Principles, pages 213—228, December 1995 .
20. M. Karlsson and P. Stenstrom. Performance Evaluation of Cluster-Based Multiprocessor Built from ATM Switches and Bus-Based Multiprocessor Servers. In The 2nd IEEE Symposium on High-Performance Computer Architecture, February 1996 .
21. P. Keleher, A.L. Cox, S. Dwarkadas, and W. Zwaenepoel. TreadMarks: Distributed Shared Memory on Standard Work¬stations and Operating Systems. In Proceedings of the Winter USENIX Conference, pages 115-132, January 1994.
22. P. Keleher, A.L. Cox, and W. Zwaenepoel. Lazy Consistency for Software Distributed Shared Memory. In Proceedings of the 19th Annual Symposium on Computer Architecture, pages 13-21, May 1992.
23. P.J. Keleher. The Relative Importance of Concurrent Writers and Weak Consistency Models. In Proceedings of the IEEE COMPCON '96 Conference, February 1996.
24. J. Kuskin, D. Ofelt, M. Heinrich, J. Heinlein, R. Simoni, K. Gharachorloo, J. Chapin, D. Nakahira, J. Baxter, M. Horowitz, A. Gupta, M. Rosenblum, and J. Hennessy. The Stanford Flash Multiprocessor. In Proceedings of the 21st Annual Symposium on Computer Architecture, pages 302— 313, April 1994.
25. D. Lenoski, J. Laudon, T. Joe, D. Nakahira, L. Stevens, A. Gupta, and J. Hennessy. The Stanford DASH Prototype: Logic Overhead and Performance. In Proceedings of the 19th Annual Symposium on Computer Architecture, May 1992.
26. K. Li and P. Hudak. Memory Coherence in Shared Virtual Memory Systems. In Proceedings of the 5th Annual ACM Symposium on Principles of Distributed Computing, pages 229-239, August 1986.
27. R. Pierce and G. Régnier. The Paragon Implementation of the NX Message Passing Interface. In Proceedings of the Scalable High-Performance Computing Conference, May 1994.
28. Jaswinder Pal Singh, Wolf-Dietrich Weber, and Anoop Gupta. SPLASH: Stanford Parallel Applications for Shared Memory. Computer Architecture News, 20(l):5—44, 1992. Also Stanford University Technical Report No. CSL-TR-92-526, June 1992.
29. James R. Larus Steven K. Reinhardt and David A. Wood. Tempest and Typhoon: User-level Shared Memory. In Proceedings of the 21st Annual International Symposium on Computer Architecture, pages 325—337, April 1994.
30. Ch. A. Thekkath and H.M. Levy. Hardware and Software Supportfor Efficient Exception Handling. In The 6th Interna¬tional Conference on Architectural Support for Programming Languages and Operating Systems, pages 110—121, October 1994.
31. Roger Traylor and Dave Dunning. Routing Chip Set for Intel Paragon Parallel Supercomputer. In Proceedings of Hot Chips y92 Symposium, August 1992.