Improving whole-program locality using intra-procedural and inter-procedural transformations

Journal of Parallel and Distributed Computing

Volumn 65, Issue 5, 2005, Pages 564-582

  Kandemir, Mahmut Taylan ^a  

^a The Pennsylvania State University   (United States)

Author keywords

Cache locality; Data reuse; Loop optimizations; Memory layouts; Optimizing compilers

Indexed keywords

BANDWIDTH; BENCHMARKING; BUFFER STORAGE; CONSTRAINT THEORY; ITERATIVE METHODS; OPTIMIZATION; PROGRAM COMPILERS;

CACHE LOCALITY; DATA REUSE; LOOP OPTIMIZATION; MEMORY LAYOUT; OPTIMIZATION COMPILERS;

DATA PROCESSING;

EID: 15844367700     PISSN: 07437315     EISSN: None     Source Type: Journal    
DOI: 10.1016/j.jpdc.2004.12.004     Document Type: Article

References (63)

1. S.P. Amarasinghe, J.M. Anderson, M.S. Lam, C.W. Tseng, The SUIF compiler for scalable parallel machines, in: Proceedings of the Seventh SIAM Conference on Parallel Processing for Scientific Computing, February 1995.
2. J. Anderson, Automatic computation and data decomposition for multiprocessors, Ph.D. dissertation, Stanford University, CA, March 1997. Also available as Technical Report CSL-TR-97-179, Computer Systems Laboratory, Stanford University.
3. J. Anderson, Automatic computation and data decomposition for multiprocessors, Ph.D. dissertation, Stanford University, CA, March 1997. Also available as Technical Report CSL-TR-97-179, Computer Systems Laboratory, Stanford University.
4. J. Anderson, S. Amarasinghe, M. Lam, Data and computation transformations for multiprocessors, in: Proceedings of the 5th ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming, July 1995.
5. A. Bik, P. Knijnenburg, H. Wijshoff, Reshaping access patterns for generating sparse codes, in: Proceedings of the 7th International Workshop on Languages and Compilers for Parallel Computing, 1994, pp. 406-422.
6. A. Bik, H. Wijshoff, On a completion method for unimodular matrices, Technical Report 94-14, Department of Computer Science, Leiden University, 1994.
7. R. Chandra, D. Chen, R. Cox, D. Maydan, N. Nedeljkovic, and J. Anderson Data-distribution support on distributed-shared memory multi-processors Proceedings of the Programming Language Design and Implementation Las Vegas, NV 1997
8. S. Chatterjee, J. Gilbert, R. Schreiber, and S. Teng Optimal evaluation of array expressions on massively parallel machines ACM Trans. Programming Languages Systems 17 1 January 1995 123 156
9. M. Cierniak, W. Li, Unifying data and control transformations for distributed shared memory machines, in: Proceedings of the SIGPLAN '95 Conference on Programming Language Design and Implementation, June 1995.
10. M. Cierniak, W. Li, Inter-procedural array re-mapping, in: Proceedings of the International Conference on Parallel Architectures and Compilation Techniques, November 1997.
11. S. Coleman, K. McKinley, Tile size selection using cache organization and data layout, in: Proceedings of the SIGPLAN '95 Conference on Programming Language Design and Implementation, June 1995.
12. K. Cooper, M.W. Hall, and K. Kennedy A methodology for procedure cloning Comput. Languages 19 2 April 1993
13. C. Dulong, R. Krishnaiyer, D. Kulkarni, D. Lavery, W. Li, J. Ng, D. Sehr, An overview of the Intel IA-64 compiler, Intel Technol. J. (4th Quarter) 1999.
14. A. Fraboulet, K. Kodary, and A. Mignotte Loop fusion for memory space optimization Proceedings of the 14th International Symposium on System Synthesis (ISSS) Montreal, Canada, September 30-October 3 2001
15. J. Garcia, E. Ayguade, and J. Labarta A novel approach towards automatic data distribution Proceedings of the Supercomputing'95 San Diego December 1995
16. J. Garcia, E. Ayguade, and J. Labarta Dynamic data distribution with control flow analysis Proceedings of the Supercomputing'96 Pittsburgh November 1996
17. M. Gupta, and P. Banerjee Demonstration of automatic data partitioning techniques for parallelizing compilers on multicomputers IEEE Trans. Parallel Distri. Systems 3 2 March 1992 179 193
18. S. Ghosh, M. Martonosi, S. Malik, Precise miss analysis for program transformations with caches of arbitrary associativity, in: Proceedings of the 8th International Symposium on Architectural Support for Programming Languages and Operating Systems, October 1998.
19. P. Grun, F. Balasa, N. Dutt, Memory size estimation for multimedia applications, in: Proceedings of the CODES/CACHE, 1998.
20. M.W. Hall, S.P. Amarasinghe, B.R. Murphy, S. Liao, M.S. Lam, Detecting coarse-grain parallelism using an inter-procedural parallelizing compiler, in: Proceedings of Supercomputing '95, December 1995.
21. M. Kandemir A compiler technique for improving whole program locality Proceedings of the 28th Annual ACM Symposium on Principles of Programming Languages London, UK 17-19 January 2001
22. M. Kandemir, P. Banerjee, A. Choudhary, J. Ramanujam, and E. Ayguade An integer linear programming approach for optimizing cache locality Proceedings of the 1999 ACM International Conference on Supercomputing Rhodes, Greece June 1999 500 509
23. M. Kandemir, A. Choudhary, J. Ramanujam, and P. Banerjee A matrix-based approach to the global locality optimization problem Proceedings of the International Conference on Parallel Architectures and Compilation Techniques Paris, France October 1998
24. M. Kandemir, A. Choudhary, J. Ramanujam, and P. Banerjee Improving locality using loop and data transformations in an integrated framework Proceedings of the International Symposium on Microarchitecture Dallas, TX December 1998
25. M. Kandemir, A. Choudhary, J. Ramanujam, and P. Banerjee A framework for inter-procedural locality optimization Proceedings of the International Conference on Parallel Processing University of Aizu, Japan September 1999
26. M. Kandemir, A. Choudhary, J. Ramanujam, and M. Kandaswamy Locality optimization algorithms for compilation of out-of-core codes J. Inform. Sci. Engrg. 14 1 March 1998 107 138
27. M. Kandemir, A. Choudhary, N. Shenoy, P. Banerjee, J. Ramanujam, A hyperplane based approach for optimizing spatial locality in loop nests, in: Proceedings of the 1998 ACM International Conference on Supercomputing, July 1998.
28. M. Kandemir, and J. Ramanujam Data relation vectors a new abstraction for data optimizations Proceedings of the International Conference on Parallel Architectures and Compilation Techniques Philadelphia, PA October 2000
29. M. Kandemir, J. Ramanujam, and A. Choudhary A compiler algorithm for optimizing locality in loop nests Proceedings of the 11th ACM International Conference on Supercomputing Vienna, Austria July 1997 269 276
30. W. Kelly, V. Maslov, W. Pugh, E. Rosser, T. Shpeisman, D. Wonnacott, The Omega Library interface guide, Technical Report CS-TR-3445, CS Department, University of Maryland, College Park, March 1995.
31. K. Kennedy, and U. Kremer Automatic data layout for high performance Fortran Proceedings of the Supercomputing'95 San Diego, CA December 1995
32. K. Kennedy, K. McKinley, Optimizing for parallelism and data locality, in: Proceedings of the 1992 ACM International Conference on Supercomputing, ACM, New York.
33. I. Kodukula, N. Ahmed, K. Pingali, Data-centric multi-level blocking, in: Proceedings of the SIGPLAN Conference on Programming Language Design and Implementation, June 1997.
34. M. Lam, E. Rothberg, M. Wolf, The cache performance of blocked algorithms, in: Proceedings of the 4th International Conference on Architectural Support for Programming Languages and Operating Systems, April 1991.
35. V. Lefebvre, P. Feautrier, Automatic storage management for parallel programs, Research Report PRiSM 97/8, France, 1997.
36. S.-T. Leung, J. Zahorjan, Optimizing data locality by array restructuring, Technical Report TR 95-09-01, Department of Computer Science and Engineering, University of Washington, September 1995.
37. W. Li, Compiling for NUMA Parallel Machines, Ph.D. Thesis, Computer Science Department, Cornell University, Ithaca, NY, 1993.
38. J. Li, and M. Chen Compiling communication efficient programs for massively parallel machines J. Parallel Distrib. Comput. 2 3 1991 361 376
39. V. Maslov Delinearization an efficient way to break multi-loop dependence equations Proceedings of the SIGPLAN'92 Conference on Programming Language Design and Implementation San Francisco, CA June 1992
40. K. McKinley, S. Carr, C.W. Tseng, Improving data locality with loop transformations, ACM Trans. Programming Languages Systems, 1996.
41. E. Minieka Optimization Algorithms for Networks and Graphs 1978 Marcel Dekker, Inc. New York
42. S.S. Muchnick Advanced Compiler Design Implementation 1997 Morgan Kaufmann Publishers San Francisco, CA
43. E. Myers A precise inter-procedural data flow algorithm Conference Record of the Eighth Annual Symposium on Principles of Programming Languages ACM, New York January 1981
44. NWChem: a computational chemistry package for parallel computers, version 1.1, 1995, High Performance Computational Chemistry Group, Pacific Northwest Laboratory.
45. M. O'Boyle, and P. Knijnenburg Non-singular data transformations definition, validity, applications Proceedings of the 6th Workshop on Compilers for Parallel Computers Aachen, Germany 1996 287 297
46. M.F.P. O'Boyle, and P.M.W. Knijnenburg Integrating loop and data transformations for global optimization Proceedings of the International Conference on Parallel Architectures and Compilation Techniques Paris, France October 1998
47. M.F.P. O'Boyle, P.M.W. Knijnenburg, Efficient parallelization using combined loop and data transformations, in: Proceedings of the Parallel Architectures and Compilation Techniques, 1999, pp. 283-291.
48. D. Palermo, P. Banerjee, Automatic selection of dynamic data partitioning schemes for distributed-memory multicomputers, in: Proceedings of the 8th Workshop on Languages and Compilers for Parallel Computing, Columbus, OH, 1995, pp. 392-406.
49. I. Piumarta, F. Riccardi, Optimizing direct threaded code by selective inlining, in: Proceedings of the 1998 ACM SIGPLAN Conference on Programming Language Design and Implementation, Montreal, Canada, June 17-19.
50. J. Ramanujam, and P. Sadayappan Compile-time techniques for data distribution in distributed memory machines IEEE Trans. Parallel Distrib. Systems 2 4 October 1991 472 482
51. G. Rivera, and C.-W. Tseng Data transformations for eliminating conflict misses Proceedings of the 1998 ACM SIGPLAN Conference on Programming Language Design and Implementation Montreal, Canada June 1998
52. O. Shivers, Control-flow analysis of higher-order languages, Ph.D. Thesis, Carnegie Mellon University, School of Computer Science, Pittsburgh, PA, May 1991.
53. Y. Song, R. Xu, C. Wang, Z. Li, Data locality enhancement by memory reduction, in: Proceedings of the 15th ACM International Conference on Supercomputing, June 2001.
54. M. Strout, L. Carter, J. Ferrante, B. Simon, Schedule-independent storage mapping in loops, in: Proceedings of the ACM International Conference on Architectural Support for Programming Languages and Operating Systems, October 1998.
55. S. Tandri, and T. Abdelrahman Automatic partitioning of data and computations on scalable shared memory multiprocessors Proceedings of the 1997 International Conference on Parallel Processing Bloomingdale, IL August 1997 64 73
56. W. Thies, F. Vivien, J. Sheldon, and S. Amarasinghe A unified framework for schedule and storage optimization Proceedings of the SIGPLAN Conference on Programming Language Design and Implementation Snowbird, UT June 2001
57. P. Unnikrishnan, G. Chen, M. Kandemir, M. Karakoy, and I. Kolcu Loop transformations for reducing data space requirements of resource-constrained applications Proceedings of the 10th Annual International Static Analysis Symposium San Diego, CA 11-13 June 2003
58. D. Wilde, S. Rajopadhye, Memory reuse analysis in the polyhedral model, Parallel Process. Lett. (1997).
59. M. Wolfe High Performance Compilers for Parallel Computing 1996 Addison-Wesley Publishing Company Reading, MA
60. M. Wolf, M. Lam, A data locality optimizing algorithm, in: Proceedings of the ACM SIGPLAN 91 Conference on Programming Language Design and Implementation, June 1991, pp. 30-44.
61. M. Wolf, D. Maydan, and D. Chen Combining loop transformations considering caches and scheduling Proceedings of the International Symposium on Microarchitecture Paris, France December 1996 274 286
62. W. Zhang, G. Chen, M. Kandemir, and M. Karakoy Interprocedural optimizations for improving data cache performance of array-intensive embedded applications Proceedings of the ACM/IEEE Design Automation Conference Anaheim, CA June 2003
63. Y. Zhao, S. Malik, Exact memory size estimation for array computations without loop unrolling, in: Proceedings of the ACM/IEEE Design Automation Conference, June 1999.