Low power RF IC design for wireless communication

Proceedings of the International Symposium on Low Power Electronics and Design

Volumn 2003-January, Issue , 2003, Pages 428-433

  Leenaerts, D M W ^a  

^a PHILIPS RESEARCH LABORATORIES   (Netherlands)

Author keywords

BiCMOS integrated circuits; CMOS technology; Energy consumption; Integrated circuit technology; Mobile handsets; Modems; Radio frequency; Radiofrequency integrated circuits; Voltage; Wireless communication

Indexed keywords

BICMOS TECHNOLOGY; CMOS INTEGRATED CIRCUITS; DESIGN; ELECTRIC POTENTIAL; ENERGY UTILIZATION; INTEGRATED CIRCUIT MANUFACTURE; INTEGRATED CIRCUITS; LOW POWER ELECTRONICS; MODEMS; POWER ELECTRONICS; WIRELESS TELECOMMUNICATION SYSTEMS;

BICMOS INTEGRATED CIRCUITS; CMOS TECHNOLOGY; INTEGRATED CIRCUIT TECHNOLOGY; MOBILE HANDSETS; RADIO FREQUENCIES; RADIO FREQUENCY INTEGRATED CIRCUITS; WIRELESS COMMUNICATIONS;

INTEGRATED CIRCUIT DESIGN;

EID: 1542269314     PISSN: 15334678     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/LPE.2003.1231943     Document Type: Conference Paper

References (11)

1. D. Leenaerts, J. van der Tang, C. Vaucher, Circuit Design for RF Transceivers, Kluwer Academic Publishers, Boston 2001
2. L.F. Tiemeijer, et al., "Record Q Spiral Inductors in Standard CMOS", proc. IEDM 2001, 947-950
3. T. Sowlati, et al., "High Density capacitance structures in submicron CMOS for RF applications," proc. ISLPED 2001, pp. 243-246
4. D. Leenaerts, et al., "A 0.18um CMOS 2.45GHz Low-Power Quadrature VCO with 15% tuning range," proc. RFIC/IMS Symposium, Seattle, 2002, pp. 67-70
5. P. van de Ven, et al., "An optimally coupled 5 GHz quadrature LC oscillator," Symposium on VLSI, 2001, pp. 115-118
6. H. Knapp et al., "A Low Power 15 GHz Frequency Divider in a 0.8μm Silicon Bipolar Production Technology," RFIC/IMS Symposium 1999, pp. 47-50
7. C. vaucher et al., "A low-power 20GHz static frequency divider with programmable input sensitivity," proc. RFIC/IMS Symposium 2002, pp. 235-238
8. D. Leenaerts, R. Velghe, "Bond pad and ESD protection structure for 0.25um/0.18um RF-CMOS." proc. ESSCIRC 2003, to appear
9. C.S. Vaucher, "An Adaptive PLL Tuning System Architecture Combining High Spectral Purity and Fast Settling Time," IEEE JSSC, April 2000, pp.490-502
10. D. Leenaerts, et al., "A 15mW Fully Integrated I/Q Synthesizer for Bluetooth in 0.18um CMOS," proc. ESSCIRC 2002, pp. 93-96, Florence
11. K. Philips, "A 4.4mW 76dB complex ΣΔ ADC for Bluetooth Receivers," Digest ISSCC 2003, pp. 64-65