A GSM/EGSM/DCS/PCS direct conversion receiver with integrated synthesizer

IEEE Transactions on Microwave Theory and Techniques

Volumn 53, Issue 2, 2005, Pages 606-612

  Kim, Young Jin ^a   Son, Young Suk ^b   Parkhomenko, Victor N ^a   Hwang, In Chul ^a   Cho, Je Kwang ^a   Nah, Kyung Suc ^a   Park, Byeong Ha ^a  

^a SAMSUNG Electronics   (South Korea)

^b Korea Advanced Institute of Science and Technology (KAIST)   (South Korea)

Author keywords

Direct conversion receiver (DCR); Global system for mobile communications (GSM); Receiver; Second order intercept point (IP2) calibration

Indexed keywords

BANDWIDTH; CALIBRATION; CMOS INTEGRATED CIRCUITS; NATURAL FREQUENCIES; PHASE LOCKED LOOPS; SECOND HARMONIC GENERATION; SIGNAL PROCESSING; SIGNAL RECEIVERS; SPURIOUS SIGNAL NOISE;

DIRECT CONVERSION RECEIVERS (DCR); HARMONIC MIXERS (HM); LOCAL OSCILLATORS (LO); SECOND-ORDER INTERCEPT POINT (IP2) CALIBRATION;

GLOBAL SYSTEM FOR MOBILE COMMUNICATIONS;

EID: 14544296110     PISSN: 00189480     EISSN: None     Source Type: Journal    
DOI: 10.1109/TMTT.2004.840737     Document Type: Conference Paper

References (9)

1. K. Kivekas, A. Parssinen, and K. A. I. Halonen, "Characterization of IIP2 and DC offsets in transconductance mixers," IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., vol. 48, no. 11, pp. 1028-1038, Nov. 2001.
2. K. Kivekas, A. Parssinen, J. Ryynanen, J. Jussila, and K. Halonen, "Calibration techniques of active BiCMOS mixers," IEEE J. Solid-State Circuits, vol. 37, no. 6, pp. 766-769, Jun. 2002.
3. H.-I. Lee et al., "A ΣΔ fractional-N frequency synthesizer using a wideband integrated VCO and a fast AFC technique for GSM/EGSM/GPRS/WCDMA applications," in IEEE 29th Eur. Solid-State Circuits Conf., Sep. 2003, pp. 97-100.
4. D. Manstretta, M. Brandolini, and F. Svelto, "Second-order intermodulation mechanisms in CMOS downconverter," IEEE J. Solid-State Circuits, vol. 38, no. 3, pp. 394-406, Mar. 2003.
5. J.-K. Cho, H.-I. Lee, K.-S. Nah, and B.-H. Park, "A 2-GHz wide band low phase noise voltage-controlled oscillator with on chip LC tank," presented at the IEEE Custom Integrated Circuits Conf., Sep. 21-24, 2003.
6. I.-C. Hwang, H.-I. Lee, K.-S. Lee, J.-K. Cho, K.-S. Nah, and B.-H. Park, "A Σ-Δ fractional-N synthesizer with a fully-integrated loop filter for a GSM/GPRS direct-conversion transceiver," in IEEE VLSI Circuits Symp., Jun. 17-19, 2004, pp. 42-45.
7. K.-S. Lee, J.-H. Lee, M.-J. Yoh, and B.-H. Park, "A fractional-N frequency synthesizer with a 3-bit 4th order S-D modulator," in Proc. Eur. Solid-State Circuits Conf., 2002, pp. 803-806.
8. K.-S. Nah, Y.-S. Son, and B.-H. Park, "A CMOS differential dB.-linear programmable-gain amplifier with DC-offset correction for zero-IF transceivers," presented at the System-on-a-Chip Design Conf., Nov. 5-6, 2003.
9. S. Solis-Bustos, J. Silva-Martinez, F. Maloberti, and E. Sanchez-Sinencio, "A 60-dB dynamic-range CMOS sixth-order 2.4-Hz low-pass filter for medical applications," IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., vol. 47, no. 12, pp. 1391-1398, Dec. 2000.