Differential Voltage (ΔV) Comparator with Variable Channel-Size MOSFET

IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences

Volumn E87-A, Issue 2, 2004, Pages 357-363

  Kosasayama, Yasuhiro ^a   Arima, Yutaka ^b   Ueno, Masashi ^a   Kimata, Masafumi ^a   Himei, Kana ^b   Asano, Tanemasa ^b  

^a MITSUBISHI ELECTRIC CORPORATION   (Japan)

^b KYUSHU INSTITUTE OF TECHNOLOGY   (Japan)

Author keywords

Channel size; Comparator; Variable; VS MOS; VT INV

Indexed keywords

CMOS INTEGRATED CIRCUITS; COMMUNICATION CHANNELS (INFORMATION THEORY); COMPUTER SIMULATION; ELECTRIC FIELD EFFECTS; ELECTRIC INVERTERS; ELECTRIC POTENTIAL; LSI CIRCUITS; MOSFET DEVICES; TRANSISTORS;

GATE CHANNEL RESISTANCE; LOGIC THRESHOLD INVERTERS;

SIGNAL PROCESSING;

EID: 1442357400     PISSN: 09168508     EISSN: None     Source Type: Journal    
DOI: None     Document Type: Article

References (6)

1. T. Shin, L. Der, S. Lewis, and P. Hurst, "A fully differential comparator using a swilched-capacitor differencing circuit with common-mode rejection," IEEE J. Solid-State Circuits, vol.32, no.2, pp.250-253, Feb. 1997.
2. C. Fayomi, G. Roberts, and M. Sawan, "Low power/low voltage high speed CMOS differential track and latch comparator with rail-to-rail input," IEEE Int. Symposium on Circuits and Systems (ISCAS2000), pp.653-656, May 2000.
3. Y. Arima and T. Asano, "An adjustable ßMOSFET (A-MOS)," IEEJ System LSI Workshop, pp.271-274, Nov. 2001.
4. Y. Arima, N. Nakanose, and T. Asano, "A logic threshold voltage conversion circuitry with variable channel-size MOSFET," IEICE Trans. Electron. (Japanese Edition), vol.186-C, no.8, pp.894-901, Aug. 2003.
5. T. Shibata and T. Ohmi, "A functional MOS transistor featuring gate-level weighted sum and threshold operations," IEEE Trans. Electron Devices, vol.39, no.6, pp.1444-1455, June 1992.
6. M. Inaba, K. Tanno, and O. Ishizuka, "Analog inverter with neuron-MOS transistor and its application," IEICE Trans. Fundamentals, vol.E85-A, no.2, pp.360-365, Feb. 2002.