Wire Length Prediction in Constraint Driven Placement

International Workshop on System Level Interconnect Prediction

Volumn , Issue , 2003, Pages 99-105

  Liu, Qinghua ^a   Hu, Bo ^a   Marek Sadowska, Malgorzata ^a  

^a University of California   (United States)

Author keywords

Clustering; Wire length prediction

Indexed keywords

ALGORITHMS; COMPUTER AIDED DESIGN; COMPUTER AIDED MANUFACTURING; CONSTRAINT THEORY; ERROR ANALYSIS; SIMULATED ANNEALING;

CLUSTERING; WIRE LENGTH PREDICTION;

ELECTRIC WIRE;

EID: 1442278924     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/639949.639950     Document Type: Conference Paper

References (27)

1. S.Bodapati and F.N.Najm, "Pre-layout Estimation of Individual Wire Lengths", ACM Intl. Workshop on System-Level Interconnect Prediction, pp.93-98, Apr 2000.
2. M.Burstein and M.N.Youssef, "Timing Influenced Layout Design", In Design Automation Conference, pp. 124-130, 1985.
3. A.E.Caldwell, A.B.Kahng and I.L.Markov, "Can Recursive Bisection alone Produce Routable Placements", Design Automation Conference, pp.260-263, 2000.
4. A.E.Caldwell, A.B.Kahng, S.Mantik, I.L.Markov and A.Zelikovsky, "On Wirelength Estimations for Row-based Placement", IEEE Transactions on Computer-Aided Design, pp.1265-1278,Sep 1999.
5. J.Cong and S.K.Lim, "Edge Separability Based Circuit Clustering with Application to Circuit Partitioning", Proc. ASP-DAC, pp.429-434, 2000
6. W.E.Donath, "Placement and Average Interconnection Lengths of Computer Logic", IEEE Transactions on Circuits and Systems, vol.CAS-26, pp.272-277, Apr 1979.
7. A.E.Dunlop, V.D.Agrawal, D.N.Deutsch, M.F.Juki, P.Kozak and M.Wiesel, "Chip Layout Optimization Using Critical Path Weighting", In Design Automation Conference, pp. 133-136, 1984.
8. M.Feuer, "Connectivity of Random Logic", IEEE Transactions on Computers, vol. C-31,no.1, pp.29-33, Jan 1982.
9. B. Halpin, C.Y.R. Chen and N. Sehgal, "A Sensitivity Based Placer for Standard Cells", GLS-VLSI, 1999.
10. B. Halpin, C.Y.Roger Chen and N. Sehgal, "Timing Driven Placement using Physical Net Constraints", Design Automation Conference, pp.780-783, 2001
11. T.Hamada, C.K.Cheng and P.M.Chau, "A Wire Length Estimation Technique Utilizing Neighborhood Density Equations", In Design Automation Conference, pp. 57-61, 1992.
12. T.Hamada, C.K.Cheng and PlM.Chau, "Prime: A Timing-Driven Placement Tool Using a Piecewise Linear Resistive Network Approach", In Design Automation Conference, pp.531-536, 1993.
13. S.Hauck and G.Borriello, "An Evaluation of Bipartitioning Techniques", IEEE Transactions on Computer-Aided Design, vol 16, No.8, 1997.
14. H.T.Heineken and W.Maly, "Standard Cell Interconnect Length Prediction From Structural Circuit Attributes", Proc. Custom Integrated Circuits Conference, pp. 167-170, May 1996.
15. B.Hu and M.Marek-Sadowska, "Fine-granularity Clustering for Large-scale Placement Problems", to appear in Proc. Intl. Symp. on Physical Design,2003.
16. B.Hu and M.Marek-Sadowska, "Wire Length Prediction based Clustering and its Application in Placement", submitted.
17. M.A.B.Jackson and E.S.Kuh, "Performance-Driven Placement of Cell Based IC's", In Design Automation Conference, pp. 370-375, 1989.
18. R.Nair, C.L.Berman, P.S.Hauge and E.J.Yoffa, "Generation of Performance Constraints for Layout", IEEE Transactions on Computer Aided Design,8(no.8):860-874, Aug 1989.
19. M.Pedram and B.Preas, "Interconnection Length Estimation for Optimized Standard Cell Layouts", Proc. of Int. Conf. on Computer-Aided Design, pp. 100-108, Oct. 1989.
20. M.Pedram and B.Preas, "Accurate Prediction of Physical Design Characteristics for Random Logic", Proc. of Int. Conf. on Computer Design, pp.390-393, Nov. 1989.
21. M.Sarrafzadeh, D.A.Knol and G.E.Tellez, "A Delay Budgeting Algorithm Ensuring Maximum Flexibility in Placement", IEEE Transactions on Computer Aided Design, 16(11):1332-1341, 1997.
22. W.Swartz and C.Sechen, "Timing Driven Placement for Large Standard Cell Circuits", In Design Automation Conference, pp.211-215, 1995.
23. R.S. Tsay and J. Koehl, "An Analytic Net Weighting Approach for Performance Optimization in Circuit Placement", Design Automation Conference, pp. 620-624, 1991.
24. M.Wang, X.Yang and M.Sarrafzadeh, "Dragon2000: Standard-cell Placement Tool For Large Industry Circuits", Proc. Int. Conf. on Computer-Aided Design, pp.260-264, 2000.
25. X. Yang, B.K. Choi and M. Sarrafzadeh, "Timing-Driven Placement using Design Hierarchy Guided Constraint Generation", Proc. Int. Conf. on Computer-Aided Design, 2002
26. Latest Capo(version 8.5): http://vlsicad.ucsd.edu/Resources/Software Links/PDtools/
27. IBM-placebenchmarks:http://gigascale.org/bookshelf/.