-
2
-
-
0344859490
-
-
V.1.500.4, ISO/IEC JTC1/SC29/WG1 (ITU-T SG8) N2415, Dec.
-
M.D.Adams, "Jasper Software Reference Manual", V.1.500.4, ISO/IEC JTC1/SC29/WG1 (ITU-T SG8) N2415, Dec. 2001.
-
(2001)
Jasper Software Reference Manual
-
-
Adams, M.D.1
-
4
-
-
27944487264
-
Microarchitectural characterization of JPEG-2000 software
-
Signals and Image Processing 7-8 November, Manchester, UK.
-
th International Workshop on Systems, Signals and Image Processing 7-8 November 2002, Manchester, UK.
-
(2002)
th International Workshop on Systems
-
-
Aouadi, I.1
Hammami, O.2
-
5
-
-
84948984932
-
Performance evaluation of JPEG-2000 on VLIW microarchitectures
-
Dec.11-13
-
O.Hammami, E.Zheng and I. Aouadi, 'Performance Evaluation of JPEG-2000 on VLIW Microarchitectures', in Proc, of IEEE International Conference on Microelectronics, Dec.11-13, 2002.
-
(2002)
Proc, of IEEE International Conference on Microelectronics
-
-
Hammami, O.1
Zheng, E.2
Aouadi, I.3
-
8
-
-
84860082672
-
-
http://www.xilinx.com
-
-
-
-
9
-
-
84860089896
-
-
Celoxica http://www.celoxica.com
-
-
-
-
12
-
-
84904280619
-
-
ISSPA 2003 1-4 July, Paris, FRANCE
-
Michael DYER, David Taubman, Saeid Nooshabadi "Memory Efficient Pass-Parallel Architecture for JPEG2000 Encoding", ISSPA 2003 1-4 July 2003, Paris, FRANCE.
-
(2003)
Memory Efficient Pass-Parallel Architecture for JPEG2000 Encoding
-
-
Dyer, M.1
Taubman, D.2
Nooshabadi, S.3
-
13
-
-
84966549717
-
Parallel JPEG2000 image coding on multiprocessors
-
Fort Lauderdale, California
-
Peter Meerwald, Roland Norcen, Andreas Uhl, "Parallel JPEG2000 Image Coding on Multiprocessors", University of Salzburg International Parallel and Distributed Processing Symposium - Symposium Volume April 15-19, 2002 Fort Lauderdale, California.
-
(2002)
University of Salzburg International Parallel and Distributed Processing Symposium - Symposium Volume April 15-19
-
-
Meerwald, P.1
Norcen, R.2
Uhl, A.3
-
14
-
-
13944263486
-
-
School of Computer Carleton University Ottawa, Canada K1S 5B6 Ottawa April 12
-
Yue Bao, Xinrong Huang, Hua Ye, "JPEG2000 Parallel Implementation", School of Computer Carleton University Ottawa, Canada K1S 5B6 Ottawa April 12, 2003.
-
(2003)
JPEG2000 Parallel Implementation
-
-
Bao, Y.1
Huang, X.2
Ye, H.3
-
18
-
-
0035248162
-
Multimedia processor-based implementation of an error diffusion halftoning algorithm exploiting subword parallelism
-
Feb.
-
J.Ahn and W.sung, "Multimedia Processor-Based Implementation of an Error Diffusion Halftoning Algorithm Exploiting Subword Parallelism", pp.129-138, IEEE Trans. on Circuits and Systems for Video Technology, Vol.11, No.2, Feb. 2001.
-
(2001)
IEEE Trans. on Circuits and Systems for Video Technology
, vol.11
, Issue.2
, pp. 129-138
-
-
Ahn, J.1
Sung, W.2
-
19
-
-
0035505586
-
An 80/20-Mhz 160-mW multimedia processor integrated with embedded DRAM, MPEG-4 accelerator, and 3D rendering engine for mobile applications
-
Nov.
-
C.Yoon, R.Woo, J.Kook and al., " An 80/20-Mhz 160-mW Multimedia Processor Integrated With Embedded DRAM, MPEG-4 Accelerator, and 3D Rendering Engine for Mobile Applications", pp. 1758-1767, Vol.36, No.11, IEEE Journal of Solid-State Circuits, Nov.2001.
-
(2001)
IEEE Journal of Solid-State Circuits
, vol.36
, Issue.11
, pp. 1758-1767
-
-
Yoon, C.1
Woo, R.2
Kook, J.3
-
20
-
-
0035506737
-
A 250-Mhz single-chip multiprocessor for audio and video signal processing
-
Nov.
-
T.Koyama, K.Inoue, H.Hanaki, M.Yasue and E.Iwata, "A 250-Mhz Single-Chip Multiprocessor for Audio and Video Signal Processing", pp. 1768-1774, Vol.36, No.11, IEEE Journal of Solid-State Circuits, Nov.2001.
-
(2001)
IEEE Journal of Solid-State Circuits
, vol.36
, Issue.11
, pp. 1768-1774
-
-
Koyama, T.1
Inoue, K.2
Hanaki, H.3
Yasue, M.4
Iwata, E.5
-
21
-
-
0036110783
-
An 8-way VLIW embedded multimedia processor built in a 7-layer metal 0.11 urn CMOS technology
-
San Francisco, Feb.
-
H.Okano and al.,"An 8-way VLIW Embedded Multimedia Processor Built in a 7-layer Metal 0.11 urn CMOS Technology", IEEE International Solid-state Circuits Conference, San Francisco, Feb.2002.
-
(2002)
IEEE International Solid-state Circuits Conference
-
-
Okano, H.1
-
23
-
-
84860089897
-
-
http://www.xilinx.com/ipcenter/catalog/logicore/docs/ microblaze_risc_32bit_proc_final.pdf
-
-
-
|