A novel signed higher-radix full-adder algorithm and implementation with current-mode multi-valued logic circuits

Proceedings of the EUROMICRO Systems on Digital System Design, DSD 2004

Volumn , Issue , 2004, Pages 80-87

  Temel, Turgay ^a   Morgul, Avni ^b   Aydin, Nizamettin ^a  

^a UNIVERSITY OF EDINBURGH   (United Kingdom)

^b BOGAZICI UNIVERSITY   (Turkey)

Author keywords

[No Author keywords available]

Indexed keywords

CYCLIC OPERATORS; HIGHER-RADIX COMPUTATION; MULTI-VALUED LOGIC CIRCUITS; VOLTAGE-MODE SWITCHING CIRCUITS;

ALGORITHMS; COMPUTER SIMULATION; FORMAL LOGIC; LOGIC CIRCUITS; MATHEMATICAL OPERATORS; SWITCHING NETWORKS;

ADDERS;

EID: 13944265608     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/DSD.2004.1333261     Document Type: Conference Paper

References (12)

1. Bellaour, A. and Elmasry, M. I., Low-power digital VLSI design, Kluwer Academic Publishers, The Netherlands, 1995.
2. Pomper, G. and Armstrong, J. R., "Representation of Multivalued Functi [3] ons Using the Direct Cover Method", IEEE Transactions on Computers, Vol. C-30, pp. 221-226, September, 1981.
3. Mekhallalati, M.C., and Ibrahim, M.K., "A new high-radix maximally-redundant signed digit adder", Proceedings of ISCAS'99, vol:1, pp. 459-462, May-June 1999.
4. Vranesic, Z. G., Lee, E. S. and Smith, K. C., "A Many-valued Algebra for Switching Systems", IEEE Transactions on Computers, Vol. C-19, pp. 964-971, October 1970.
5. Stankovic, R. S., and Muroga, C., "Methods for Detection of Some Properties of Multiple-valued Functions", IEE Proceedings, Vol. 139, Part E, No. 3, pp. 421-429, September, 1992.
6. Alen, C. M. and Givone, D. D., "A Minimization Technique for Multi-valued Logic Systems", IEEE Transactions on Computers, Vol. C-17, pp. 182-184, February, 1968.
7. Jain, A. K., R. J. Bolton and M. Abd-El-Barr, "CMOS Multiple-valued Logic Design, Part I and II", IEEE Transactions on Circuits and Systems-Fundamental Theory and Applications, Vol. 40, No. 8, pp. 503-522, August 1993.
8. Temel, T., and A. Morgül, "Implementation of Multi-valued Logic Gates Using Full Current-mode CMOS Circuits", Analog Integrated Circuits and Signal Processing, KAP, Vol. 39, No. 2, pp. 191-204, 2004
9. Temel, T., "Current-mode CMOS Design of Multi-valued Logic Circuits", Ph.D Thesis, Bogazici University, Dep. of Electrical and Electronics Engineering, 2002.
10. Morgul, A., and Temel, Turgay, "A New Level Restoration Circuit for Multi-valued Logic", Proceedings of IEEE-ISCAS'04, pp-649-652, May 2004, Vancouver, CA.
11. Vittoz, E. A.,"The Design of High Performance Analog Circuits on Digital CMOS chips", IEEE Journal of Solid-State Circuits, Vol. SC-20, No. 3, pp. 657-665, June, 1985.
12. Yamakawa, T., "CMOS Multi-valued Circuits in Hybrid Mode", Proceedings of Fifteenth IEEE International Symposium on Multiple-Valued Logic, pp. 144-151, 1985.